

Multicycle Review Performance Examples



Single Cycle MIPS Implementation

- All instructions take the same amount of time
 - " Signals propagate along longest path
 - $_{n}$ CPI = 1
- _n Lots of operations happening in parallel
 - n Increment PC
 - _n ALU
- Branch target computation
- _n Inefficient



Multicycle MIPS Implementation

- Instructions take different number of cycles
 - Cycles are identical in length
- n Share resources across cycles
 - _n E.g. one ALU for everything
 - _n Minimize hardware
- _n Cycles are independent across instructions
 - R-type and memory-reference instructions do different things in their 4th cycles
- _n CPI is 3,4, or 5 depending on instruction



Multicycle versions of various instructions

- R-type (add, sub, etc.) 4 cycles
 - 1. Read instruction
 - 2. Decode/read registers
 - 3. ALU operation
 - 4. ALU Result stored back to destination register.
- _n Branch 3 cycles
 - 1. Read instruction
 - 2. Get branch address (ALU); read regs for comparing.
 - 3. ALU compares registers; if branch taken, update PC



Multicycle versions of various instructions

- Load 5 cycles
 - Read instruction
 - 2. Decode/read registers
 - 3. ALU adds immediate to register to form address
 - 4. Address passed to memory; data is read into MDR
 - 5. Data in MDR is stored into destination register
- Store 4 cycles
 - Read instruction
- 2. Decode/read registers
- 3. ALU adds immediate to a register to form address
- Save data from the other source register into memory at address from cycle 3



Control for new instructions

- ⁿ Suppose we introduce lw2r:
 - h lw2r \$1, \$2, \$3:
 - n compute address as \$2+\$3
 - n put result into \$1.
 - In other words: lw \$1, 0(\$2+\$3)
 - _n R-type instruction
 - How does the state diagram change?



Control for new instructions

- Suppose we introduce lw2r:
 - n lw2r \$1, \$2, \$3:
 - n compute address as \$2+\$3
 - Load value at this address into \$1
 - .. In other words: lw \$1, 0(\$2+\$3)
 - R-type instruction
 - h How does the state diagram change?
 - .. New states: A,B,C
 - State 1 à (op='lw2r') State A à State B à State C à back to 0
 - A controls: ALUOp=00, ALUSrcA=1, ALUSrcB=0
 - B controls: MemRead=1, IorD = 1
 - C controls: RegDst = 1, RegWrite = 1, MemToReg = 1



Performance

- ⁿ CPI: cycles per instruction
 - Average CPI based on instruction mixes
- n Execution time = IC * CPI * C
 - Where IC = instruction count; C = clock cycle time
- n Performance: inverse of execution time
- _n MIPS = million instructions per second
 - n Higher is better
- n Amdahl's Law:

 $\label{eq:exectime} \textit{Exectime after improvement} = \frac{\textit{Exectime affected by improvement}}{\textit{Amount of improvement}} + \textit{Exectime unaffected}$



Performance Examples

n Finding average CPI:

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1



Performance Examples

_n Finding average CPI:

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1



Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- n CPI = 1.74
- Assume a 2GHz P4, with program consisting of 1,000,000,000 instructions.
 - Find execution time



Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- ⁿ CPI = 1.74, 2GHz P4, 10⁹ instructions.
- Execution_time = IC * CPI * Cycletime = $10^9 * 1.74 * 0.5$ ns = 0.87 seconds



Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- We improve the design and change CPI of load/store to 1.
 - Speedup assuming the same program?



Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- _n We improve the design and change CPI of load/store to 1.
 - Speedup assuming the same program/cycle time?
- $CPI_{new} = 0.5*1 + 0.08*2 + 0.08*3 + 0.34*1$ $CPI_{new}^{new} = 1.24$
- Speedup = 1.74/1.24 = 1.4



Amdahl's Law

 $\label{eq:executive_expectation} Exec. \textit{time affected by improvement} + Exec. \textit{time unaffected} \\ Amount of improvement$

- _n Suppose I make my add instructions twice as
 - Suppose 20% of my program is doing adds
- _n Speedup?
- Mhat if I make the adds infinitely fast?



Amdahl's Law

 $\label{eq:executive} \textit{Exec.time after improvement} = \frac{\textit{Exec.time affected by improvement}}{\textit{Amount of improvement}} + \textit{Exec.time unaffected}$

- Suppose I make my add instructions twice as
 - Suppose 20% of my program is doing adds
- Speedup?

New Exectime = old_exectime $(4/5 + (1/5)/2) = 9/10 * old_exectime$ Speedup = 10/9

What if I make the adds infinitely fast? Speedup = 5/4, only 20% improvement!



Multicycle performance example

- n Multicycle can have better performance than single cycle
 - Instructions take only as many cycles as they need
- _n CPI Example
 - Loads: 5, stores: 4, R-type: 4, branches: 3
 - % of total instructions:
 - loads: 22%, stores: 11%, R-type: 50%, branches: 17%
 - Same # of instructions for single cycle and multicycle!
 - " CPI_{single}= 1

 - $\label{eq:multi} \begin{array}{ll} \text{a singe} & \\ \text{a but each cycle of } M_{\text{single}} \text{ is equivalent to 5 cycles of } M_{\text{multi}} \\ \text{a So effectively, CPI}_{\text{single}} & = 5 \text{ for this comparison} \\ \text{a } \text{CPI}_{\text{multi}} & = 5*.22 + 4*.11 + 4*.50 + 3*.17 = 4.05 \end{array}$
 - $_{n}$ Speedup = 5/4.05 = 1.2