






Basic (simplified) I/O architecture

















Buses

Low cost: set of shared wires Easy to add devices (although variety of devices might make the

design more complex or less efficient -- longer bus and more electrical load; hence the distinction between I/O buses and

But bus is a single shared resource so can get saturated (both

physically because of electrical load, and performance-wise because of contention to access it)

CSE 378 I/O

11

Width (number of lines:data, addresses, control)

Speed (limited by length and electrical load)

· Simplest interconnect

· Key parameters:

12/6/2004

CPU/memory buses)

