## **Superscalars**

#### **Definition:**

- a processor that can issue & execute more than one instruction
  per cycle
- for example, integer computation, floating point computation, data transfer, transfer of control
- issue width = the number of issue slots, 1 slot/instruction
- the hardware decides which instructions can issue
  - static scheduling processors:
    - how many of the next *n* instructions can be issued, where *n* is the superscalar issue width
  - dynamic scheduling processors (a little later)

Sometimes there are restrictions on what type of instructions can issue together, for example:


- R-type or conditional branch
- · memory operation

CSE378

Winter 2002

1

2-way Superscalar



## **Superscalars**

#### **Performance impact:**

- increase performance because execute instructions in parallel, not just overlapped
- CPI potentially < 1 (.5 on our R3000 example) or IPC (instructions/cycle) potentially > 1 (2 on our R3000 example)
- get better functional unit utilization

#### but

- need independent instructions to execute instructions in parallel
  - i.e., enough instruction-level parallelism (ILP)
  - instructions without data dependences
- need a good mix of instructions to utilize the different types of functional units
- need more instructions to hide load delays -- why?
- · need to make better branch predictions --- why?

CSE378

Winter 2002

3

4

## **Superscalars**

#### Hardware impact:

- multiple functional units How many ALUs on our R3000 superscalar?
- additional read/write ports on the register file How many read/write ports on our R3000 superscalar?
- · more buses from the register file to the added functional units
- multiple decoders
- more hazard detection logic
- · more forwarding logic
- wider instruction fetch
- or else the processor has structural hazards (due to an unbalanced design) and stalling!

# **Code Scheduling**

Code scheduling creates sequences of independent instructions i.e., to exploit ILP i.e., to break dependences Loop: lw \$t0, 0(s1) addu \$t0, \$t0, \$s2 sw \$t0, 0(\$s1) addi \$s1, \$s1, -4

bne \$s1, \$0, Loop

CSE378

Winter 2002

5

6

# **Code Scheduling on Superscalars**

Loop: lw \$t0, 0(s1) addi \$s1, \$s1, -4 addu \$t0, \$t0, \$s2 sw \$t0, 4(\$s1) bne \$s1, \$0, Loop

	ALU/branch instruction	Data transfer instruction	clock cycle
Loop:	addi \$s1, \$s1, -4	lw \$t0, 0(\$s1)	1
			2
	addu \$t0, \$t0, \$s2		3
	bne \$s1, \$0, Loop	sw \$t0, 4(\$s1)	4

1w addu sw is the critical path

Illustrates why CPI is not .5!

## Loop Unrolling

	ALU/branch instruction	Data transfer instruction	clock cycle
Loop:	addi \$s1, \$s1, - <mark>16</mark>	lw \$t0, 0(\$s1)	1
		lw \$t1, <mark>12</mark> (\$s1)	2
	addu \$t0, \$t0, \$s2	lw \$t2, <mark>8</mark> (\$s1)	3
	addu \$t1, \$t1, \$s2	lw \$t3, <mark>4</mark> (\$s1)	4
	addu \$t2, \$t2, \$s2	sw \$t0, <mark>16</mark> (\$s1)	5
	addu \$t3, \$t3, \$s2	sw \$t1, <mark>12</mark> (\$s1)	6
		sw \$t2, <mark>8</mark> (\$s1)	7
	bne \$s1, \$0, Loop	sw \$t3, <mark>4</mark> (\$s1)	8

Loop unrolling provides

- + fewer instructions that cause hazards (i.e., branches)
- + more independent instructions (from different iterations)
- + :increase in throughput
- uses more registers
- must change offsets

What is the cycles per iteration? What is the IPC?

CSE378

Winter 2002

7

8

## In-order vs. Out-of-Order Execution

#### In-order instruction execution

- instructions are fetched, executed & retired in compilergenerated order
  - if one instruction stalls, all instructions behind it stall
- · instructions are statically scheduled by the processor
  - means they are scheduled in their compiler-generated order
  - how many of the next n instructions can be executed, where n is the superscalar issue width
    - superscalars can have data & structural hazards within the n instructions
- advantages of in-order execution
  - simpler implementation  $\Rightarrow$ 
    - faster clock cycle
    - fewer transistors

## In-order vs. Out-of-Order Execution

#### **Out-of-order execution**

- · instructions are fetched in compiler-generated order
- instructions complete in compiler-generated order
- in between they may be executed out of their compilergenerated order
- · instructions are dynamically scheduled by the hardware
  - hardware decides in what order instructions can be executed
  - instructions behind a stalled instruction can pass it
- advantages: better performance
  - · better at hiding latencies; less processor stalling
  - · better utilization of functional units

CSE378

Winter 2002

## **Dynamically Scheduled Processors**

#### Dynamically scheduled or out-or-order processors:

- do not necessarily issue instructions in program (compilergenerated) order
- · issue instructions as soon as their operands are available
  - have been calculated in the ALU
  - have been loaded from memory
- ready instructions can issue before stalled instructions that are waiting for their operands to be computed
  - increases throughput
- when go around a load instruction that is stalled for a cache miss:
  - use lockup-free caches that allow instruction issue to continue while a miss is being satisfied
  - the load-use instruction still stalls
- when go around a branch instruction:
  - the instructions that are issued from the predicted path are issued speculatively, called speculative execution
  - when the branch is resolved, if the prediction was wrong, wrong path instructions are flushed from the pipeline
- · instructions fetched and retired (committed) in order

9

# **Dynamically Scheduled Processors**

Instruction issue does NOT necessarily go in program order

· the hardware decides which instructions should issue next

#### program order (in-order execution)

lw <b>\$3</b> , 100(\$4)	in execution, cache miss
📕 add \$2, <b>\$3</b> , \$4	waits until the miss is satisfied
sub \$5, \$6, \$7	waits for the add

#### execution order (out-of-order execution)

lw <mark>\$3</mark> , 100(\$4)	in execution, cache miss
sub \$5, \$6, \$7	in execution
add \$2, <mark>\$3</mark> , \$4	waits until the miss is satisfied
	flow dependence still upheld

CSE378

Winter 2002

# Superpipelining

#### Longer pipelines with shorter stages

- more work to do
  - for example: instruction issue in an out-or-order processor
- less work is done in each stage for example:
  - data access in a high-performance processor: cache access on one cycle & data returned on the next cycle

### Performance impact:

- + the increased instruction overlap can increase instruction throughput
- additional stages can increase hazard penalties, usually the branch misprediction penalty

11

## **DEC Alpha 21164 Integer Unit Pipeline**

Fetch &	issue
<b>S0</b> :	instruction fetch
	dynamic branch prediction
<b>S1</b> :	opcode decode
	target address calculation
	if predict taken, redirect the fetch
<b>S2</b> :	decide which of the next 4 instructions can be issued
	includes an intra-cycle structural & data hazard check
<b>S3</b> :	inter-cycle load-data hazard check
	register read
	in-order instruction issue
Execute stor	(2 pipelines, one for arithmetic & branches, one for loads & es)
<b>S4</b> :	integer execution
	effective address calculation
<b>S5</b> :	branch execution
	data cache access
<b>S6</b> :	register write

CSE378

Winter 2002

13


# **Designing a Pipeline-friendly Architecture**

Architectural features that go well with pipelined implementations

- simple instructions
  - all instructions take about the same number of stages
  - · work in all stages takes about the same amount of time
- fixed-length instructions
  - can decode all instruction fields in parallel
  - can fetch & decode multiple instructions in parallel (superscalars)
- · few instruction formats & fixed fields in most formats
  - can decode all instruction fields in parallel
  - can read operands, decode opcode & generate opcodespecific control signals at the same time
- · memory operands only in load/store instructions
  - all instructions take about the same number of stages
  - all stages take about the same amount of time
    - can calculate the effective address in EX stage for a shorter pipeline

What type of architecture does this describe?

## **A Little Practice**



What kind & where? Do they cause any hazards in the pipeline? If so, where? Can the hazards be eliminated? How? How many cycles does it take to execute this code?

CSE378

Winter 2002

### **Review**

Techniques that eliminate hazards. What types of hazards to they eliminate?

- duplicate hardware
- · move the hardware
- flush
- hardware interlock (stall)
- forwarding
- branch prediction
- insert a nop
- code schedule an independent instruction

15