









- *Stalling*: detect the hazard, and then inject bubbles (nops) into the pipeline until the hazard clears. Not a great idea. If we stalled for 3 cycles to let each R-type instruction finish, our performance would be terrible...
- *Forwarding*: pass results to the ALU from different stages in the pipe.
- *Static scheduling*: make the compiler avoid generating code that gives rise to hazards. If it can't do so, it must insert nops.
- *Dynamic scheduling*: Build hardware that can reorder instructions (at run time) to avoid hazards. If it can't do so, it injects nops.

5/21/2002

158



## Stalling

- Once we have detected a hazard, we can stall the pipeline.
- Stalls stop instructions in the ID stage. We must stop fetching new
- instructions (to avoid clobbering PC and IF/ID register). Control lines: • Create bubbles. Done by setting all control lines from ID to zero. Creating a nop.
- Prevent new instruction fetches (or PC updates).
- Our scheme is conservative:
- Is the RegWrite control bit asserted (if not, we're off the hook).
- Build a better Register file. If a register is both read and written on the same cycle, we currently get the *old* value. We can improve the register file to provide
- the right data in this case. This takes care of the case between WB and Decode.

160

5/21/2002

5/21/2002







161

















- Backward branches (loops) are taken 90% of the time.
- Performance?

5/21/2002

170

Delayed Branches
• Change the meaning of branches: they don't have effect until N cycles later. (N is the <i>branch delay</i> .)
• The N instructions after the branch will be executed regardless of the branch outcome.
• Costs zero hardware! (The compiler/assembler must insert nops after the branch if they can't put other instructions there.)
• Good compilers can fill 1 or 2 slots, but more is hard.
• (Real) MIPS branches are delayed by one cycle. Compilers fill 70% of the delay slots.
• Performance?
5/21/2002 171

## Prediction

- Build a history table and use it to make a guess.
- If you're wrong, you still have to flush the pipeline.
- Note that you still can't get rid of the delay entirely. Why? Because it will take you at least a cycle to look up the branch target. The earliest you can get the new target is in the ID stage, so you still may have to flush an instruction...
- Predict-not-taken is just a special case of branch prediction
- Even pretty simple branch prediction units are correct 90% of the time.
- Performance compared to other schemes?

5/21/2002

## Exceptions

- Historical definitions:
  - *Exceptions*: an unexpected event from within the processor (divide-by-zero)
  - Interrupt: an unexpected event from outside the processor (such as I/O request)
- MIPS calls them all exceptions.

• Kinds:

- I/O device request (external)
- System call (internal)
- Undefined instruction (internal)
- Hardware malfunction (either)
- Breakpoint (internal)

5/21/2002

172

174

173

## Handling Exceptions

- Save the program counter of the offending instruction: EPC.
- Set up the cause register (what kind of exception)
- Transfer control to the OS (to a fixed address).
- The OS then takes appropriate action:
- Illegal instruction: kill the program
  I/O device: handle the request
- Timer: switch to another program
- Breakpoint: switch to the debugger, etc.
- Suppose we get a divide-by-zero in EX. We need to be sure to let the downstream instructions complete, while flushing the upstream instructions.

5/21/2002