







Fechnologies:					
L1 Cache	16-64KB	nanoseconds	1-2	??	
L2 Cache	64-256KB	10s of ns	5-10	\$10/MB	
Primary	256+MB	10s to 100s ns	10-100	\$.25/ME	
Secondary	10s of GB	10s of ms	1,000,000	\$.01/ME	

	Locality
Memory hierarchies w	ork because programs exhibit locality:
<ul> <li>Temporal: data (code) u loops, stacks, etc.)</li> </ul>	used in the past is likely to be used again in the future (eg.
• <i>Spatial</i> : data (code) clos used in the near future	se to the code that you are presently using is likely to be (eg. traversing an array, sequences of instructions)
5/21/2002	193













## **Design Parameters**

- We can vary many parameters.
- The goal is to get the hit rate as high as possible, without making Tcache (cache access time) too big:
- *Size*: Bigger caches = higher hit rates, but higher Tcache. Reduce capacity misses.
- Block size: Larger blocks = higher hit rates, exploit spatial locality, but increase Tmem
- Associativity: Smaller associativity = lower Tcache but lower hit rates
- Write policy: later.
- Replacement policy: later

5/21/2002

## Block Size • Block size is the number of bytes of data stored into one cache line. • On a miss, a whole block is brought into the cache. • Larger blocks have these advantages: • Decrease miss rate IF the program exhibits good spatial locality. • Increase transfer efficiency between cache and main memory. • Need fewer tags. • ... and drawbacks: • Increase the latency of memory transfer. • Might bring unused data IF the program has poor spatial locality. • Increase conflict misses.



200















• Earl	y caches were unified.
• RISC	s require an instruction per cycles AND (possibly) a load/store.
• For cach	this reason, modern machines split the cache into an I-cache and C ne. This gives the illusion of two memories.
• Larç	jer, off-chip caches are unified.
• I-ca	ches can be simpler, because they are read-only

5/21/2002

Coherency				
Most Disk I/O transfers data directly from disk to memor	у.			
• We'll use this terminology:				
• read: transfer from disk to memory				
• write: transfer from memory to disk				
• Reads:				
<ul> <li>Write through and write back: data transferred during the read corresponding cache entries.</li> </ul>	must invalidate			
• Writes:				
• Write-back: the cached data may not be coherent with memory	before a write.			
• Need to flush the cache.				