











Page Tables

- Paging allows for a virtual address space that is larger than the physical memory.
- Each page table entry (PTE) indicates:
- where the virtual page lives (physical frame)
- valid bit: is the page in memory?
- dirty bit: has the page been modified
- \bullet protection bits: used to control read/write access
- reference bits: used for replacement policy
- A program can run without having all of its pages in memory. The unused pages reside on disk.

218

6/5/2002











TLB Organization

- TLBs are small caches holding TLBs.
- MIPS: fully associative, write-allocate, write-back, random replacement. 64 entries.
- Looking up a PTE (on a TLB miss) and putting it into the TLB is accomplished in software (10-30 cycles).
- What happens on a context switch? The PTEs are no longer valid for the new process. Options:
- Flush the TLB on each context switch (expensive)
- Append a process ID to the virtual address. This way, the TLB can hold entries for more than one process.

6/5/2002

Page Faults

- Pages live in memory or on disk.
- Page fault: when a program references a page that is not in memory.
- Resolving the fault takes a long time, because we have to go to disk.
- The OS resolves it as follows:
 - Find a free physical frame (on a free list or a frame needs to be replaced)
- Find where the faulting page resides on disk
- Initiate the read from disk into the memory frame.
- \bullet Now switch in a new process because the disk operation will take a long time.
- When the transfer completes, modify the PTE to make it valid and restart the faulting program.

225

6/5/2002

224

226

Summary • VM is just another level of the memory hierarchy • pages = blocks; faults = cache misses • Misses are expensive. Keep the miss rate low by: • large blocks • fully associative mapping (need page tables) • careful replacement (see CSE451) • Writes are expensive. Use a write-back scheme. • Address translation is key: it provides protection, sharing, memory mapping. • Translation is done in hardware, mostly.

6/5/2002