#### **MIPS**

MIPS is a "computer family"

- R2000/R3000 (32-bit)
- R4000/4400 (64-bit)
- R8000 (for scientific & graphics applications)
- R10000 & R12000 (64-bit & out-of-order execution)

MIPS originated as a Stanford research project

Microprocessor without Interlocked Pipe Stages

MIPS was bought by Silicon Graphics (SGI) & is now independent

 focuses on embedded processors for game machines (e.g., Nintendo)

MIPS is a RISC

CSE378 Autumn 2002

### **MIPS Registers**

Part of the state of a process

Thirty-two 32-bit general purpose registers (GPRs): \$0, \$1, ..., \$31

- · integer arithmetic
- · address calculations
- temporary values

By convention software uses different registers for different purposes (next slide)

A 32-bit program counter (PC)

Two 32-bit registers HI and LO used specifically for multiply and divide

- HI & LO concatenated for the product
- . LO for the quotient; HI for the remainder

Thirty-two 32-bit registers used for floating-point arithmetic: \$f0, \$f1, ..., \$f31

• often used as 16 64-bit registers for double precision FP

Other special-purpose registers (later)

CSE378 Autumn 2002 2


# **MIPS Register Names and gcc Conventions**

Register	Name	Use	Comment	
\$0	zero	always 0	cannot be written	
\$1	\$at	reserved for assembler	don't use it!	
\$2, \$3	\$v0, \$v1	function return		
\$4 - \$7	\$a0 - \$a3	pass first 4 procedure/ function arguments		
\$8 - \$15	\$t0 - \$t7	temporaries	caller saved (callee uses them without saving them)	
\$16 - \$23	\$s0 - \$s7	temporaries	callee saved (caller assumes they will be avail- able on function return)	
\$24, \$25	\$t8, \$t9	temporaries	caller saved	
\$26, \$27	\$k0, \$k1	reserved for the OS	don't use them!	
\$28	\$gp	pointer to global static memory	points to the middle of a 64KB block in the static data segment (next slide)	
\$29	\$sp	stack pointer	points to the last allocated stack location (next slide)	
\$30	\$fp	frame pointer	points to the stack frame (later)	
\$31	\$ra	procedure/function return address		

CSE378 Autumn 2002

# **Memory Usage**

#### A software convention



text segment: the code

#### data segment

- static data: objects whose size is known to the compiler & whose lifetime is the whole program execution
- **dynamic data**: objects allocated as the program executes (malloc, new)

stack segment: LIFO process-local storage

CSE378 Autumn 2002 4

#### **MIPS Load-Store Architecture**

Most instructions compute on operands stored in registers

- · load data into a register from memory
- · compute in registers
- the result is stored into memory

For example:

$$a = b + c$$
  
 $d = a + b$ 

is "compiled" into:

load b into register x load c into register y  $z \leftarrow x + y$  store z = x + x store z = x + x

CSE378 Autumn 2002

#### **MIPS Information Units**

Data types and sizes

- byte
- half-word (2 bytes)
- word (4 bytes)
- float (4 bytes using single-precision floating-point format)
- double (8 bytes using double-precision floating-point format)

Memory is byte-addressable

A data type must start on an address evenly divisible by its size in bytes

CSE378 Autumn 2002 6

## **Big & Little Endian Byte Order**

Every word starts at an address that is divisible by 4.

Which byte in the word is byte 0?

How is the data in .byte a,b,c,d stored?

Dia.	31 24	23 16	5 15 8	7 0	address
Big Endian	a	b	С	d	0
	e	f	g	h	4
	i	j	k	1	8
	0's	0's	0's	1102	12

 $\underline{\textbf{Most}}$  significant byte is the lowest byte address.

Word is addressed by the byte address of the **most** significant byte.

Little	31 24	23 16	5 15 8	7 0	
Endian	d	с	b	a	0
	h	g	f	e	4
	1	k	j	i	8
	0's	0's	0's	1102	12


**Least** significant byte is the lowest byte address.

Word is addressed by the byte address of the **least** significant byte.

CSE378 Autumn 2002

## **Big & Little Endian Byte Order**

Problems when transferring data structures that contain a mixture of integers & characters between big & little endian computers



Transfer from big endian computer to little endian computer

		address			
	M	I	J	0	Little Endian
T	I	M	S	4	
0	0	0	Н	8	
21	0's	0's	0's	12	

byte


### **MIPS Information Units**

MIPS supports both big- and little-endian byte orders

SPIM uses the byte order of the machine its running on

- Intel: little-endian
- Alpha, SPARC, Mac: big-endian

Words in SPIM are listed from left to right, but byte addresses are little-endian within a word



CSE378 Autumn 2002