

















0

Data (PFN)

MIPS TLBs are

fully associative and

small (64 entries)

253



WINTER, 2001



256





Pages either live in memory (at the frame given by the PTE in the page table) or on disk.
The OS maintains this information in the page table and other perprocess data structures.
When a program attempts to access a location that is not in memory (PTE valid bit unset), we have a *page fault*.
Resolving the fault takes 100,000s of cycles (disk IO), so the process which faulted must be interrupted and another process switched in: *context switch*.
In order to restart the program later on, the process *state* must be saved, including all registers (and the PC) and the page tables.



WINTER, 2001



Feature	Caches	Paged Memory	TLB
Total size in bytes	4KB - 4MB	8MB - 1GB	100s - 1KB
Block size in bytes	4-256	4KB - 16KB	4-16
Miss penalty (cycles)	10-100	100,000 - 1,000,000	10-50
Miss rates	1-10%	0.00001% - 0.0001%	0.01% - 1%
Mapping	direct-mapped or set associative	fully associative	fully associative or set associative
Write policy	WT/WB	WB	WB
Who handles miss?	Hardware	OS (page fault) context switch	OS or HW no context switch

Mamary higrarohy aummary:



CSE378

WINTER, 2001