



WINTER, 2001

CSE378

Thought experiment

• Suppose we could design a machine whose cycle time varied, so that it was just long enough for each kind of instruction.

ALU

2

2

2

2

DMEM

2

2

-

Reg

1

-

1

.

Write

Total

8

7

6

5

What would our performance improvement be over the single

Reg

Read

1

1

1

1

cycle machine, given these numbers:

IMEM

2

2

2

2

Instruction

Туре

Load

Store

R-type

Branch



152





CSE378

153











WINTER, 2001



ALU Execution • ALU Execution Stage either computes the memory address for load/stores, the value for arithmetic instructions, or whether a branch is being taken. • The EX/MEM register needs to hold 4 pieces of information: EX/MEM.B <- ID/EX.B EX/MEM.WriteReg <- ID/EX.rd (for R-type)</pre> or ID/EX.rt (for Load) EX/MEM.TargetPC <- (4*ID/EX.Imm) + ID/EX.nPC EX/MEM.ALUResult <- "ALU Result" ALU Result is either ID/EX.A + ID/EX.Imm (for lw, sw) ID/EX.A op ID/EX.B (for R-type) ID/EX.A - ID/EX.B (for beg)

WINTER, 2001







