## Loading Constants into a Register

If the constant will fit into 16 bits, use $1 i$ (load immediate)
li $\$ 14,8 \quad \# \$ 14=8$

- $l_{i}$ is a pseudoinstruction for something like:
addi $\$ 14, \$ 0,8$
or
ori $\$ 14, \$ 0,8$

If the constant does not fit into 16 bits, use lui (load upper immediate)

- lui puts a constant in the most significant halfword
lui rt, immed \# rt<31,16> = immed

$$
\# \mathrm{rt}<15,0>=0
$$

- addi (or ori) puts a constant into the least significant halfword

Example: load the constant 0x1b236723 into \$t0
lui $\$ t 0,0 \times 1 b 23$
addi $\$ t 0, \$ t 0,0 \times 6723$

## Getting the Base Address into a Register

Method 1: let the assembler do it

| xyz: | . data | \# define the data section |
| :---: | :---: | :---: |
|  | .word 1 | \# store the value 1 here |
|  |  | \# some other data |
|  | .text | \# define the code section |
|  |  | \# lines of code |
|  | 1w \$5, xyz | \# loads contents of xyz into \$5 |
|  | (the assembl | nerates lw \$5,offset (\$gp) |

Method 2: use la \& the symbolic name for the location

- loads an address rather than the contents of the address
- la is a pseudoinstruction, but lui followed by addi
- example:

| la$\$ 6, x y z$ \# 6 contains the address of memory <br> location xyz  |  |
| :---: | :---: |
| 1w $\$ 5,0(\$ 6)$ | $\# \$ 5$ contains the contents of memory |
| location xyz |  |

Method 3: the address is a constant \& you know what it is

- use li (if < $\pm 32 \mathrm{~K}$ )
- use lui and addi (or ori) otherwise


## Masking with Logical Instructions

Use masks

- to extract smaller information units from a word
- to set certain bits to 0 or 1 while retaining other bits as they are

Example: create a mask of all 1 's for the low-order byte of $\$ 6$--- don't care about the other bits
ori $\quad \$ 6, \$ 6,0 \times 00 f f$ set $\$ 6<7: 0>$ to 1 's

Example: use a mask to clear the high-order byte of $\$ 6$ but leave the 3 other bytes the same

| lui | \$5,0x00ff | \# set $\$ 5<23: 16>$ to 1 's, <br> \# \$5<31:24> and the other bits <br> \# to 0's |
| :---: | :---: | :---: |
| ori | \$5, \$5, 0xffff | \# set \$5<15:0> to 1's |
| and | \$6, \$6, \$5 | \# clear the high-order byte |

## Shifting

Arithmetic shifts to the right: the sign bit is extended
Logical shifts \& arithmetic shifts to the left: zeros are shifted in

Examples:
$\$ 5$ contains: 11111111000000000000000000000000
srl $\$ 5, \$ 5,6$ \# shift right logical 6 bits \# \$5 = 00000011111111000000 ...
sra $\quad \$ 5, \$ 5,6 \quad$ \# shift right arithmetic 6 bits \# \$5 = $11111111111111000000 \ldots$

## HI \& LO

```
Used for holding the product of a multiply (multiplying two 32-bit
        numbers may yield a 64-bit product)
    - HI gets the upper 32 result bits
    - LO gets the lower 32
```

Used for the quotient and remainder of a divide
- LO gets the quotient
- HI gets the remainder
- if an operand is negative, the remainder is not specified by the
MIPS architecture
Instructions to move between $\mathrm{HI} / \mathrm{LO}$ \& the GPRs.

| mfhi | rd | \# move from HI to rd |
| :--- | :--- | :--- |
| mflo | rd | \# move from LO to rd |
| mthi | rd | \# move to HI from rd |
| mtlo | rd | \# move to LO from rd |

mul rd,rs,rt \# a pseudoinstruction for
mult rs,rt
mflo rd

## Addressing Modes

A function to calculate the address of an operand operand specifier vs. operand

MIPS has few (RISC again)

- register addressing
- operand specifier is a register number
- operand is the register contents
- immediate addressing
- operand specifier/operand is a constant in the instruction stream
- base or displacement addressing
- operand specifier is a register contents plus a constant in the instruction
- operand is the contents of the memory location whose address is that specifier


## Addressing Modes

- PC-relative addressing
- operand specifier is the contents of the PC plus a constant in the instruction
- operand is the instruction at the memory location whose address is that specifier
- pseudodirect addressing
- operand specifier is the address in the jump instruction
- operand is the instruction at the memory location whose address is that specifier concatenated with the upper bits of the PC

Addressing Modes

User-generated addressing modes:

- register, immediate, displacement

Compiler \& assembler-generated addressing modes

- PC-relative
- example:
loop: lw \$8, offset(\$9)
bne \$8, \$21, exit \# 2 instructions
add $\$ 19, \$ 19,20$
j loop \# -4 instructions
exit:
+ need fewer bits to specify the operand address
+ position-independent code: can load anywhere in memory
- why programmers don't use PC-relative
bne $\quad \$ 8, \$ 21,2(\$ p c)$
If you insert additional code here, you must change the
hardcoded displacement


## Other Addressing Modes

Indexed addressing

- use 2 registers as the operand specifier
- lw \$t1, \$s1, \$s2 \# \$t1 gets Memory[\$s1+\$s2]
- in MIPS: add $\$ \mathbf{s} 0, \$ \mathbf{s} 1, \$ s 2$
lw $\quad \$ \mathrm{t} 1,0(\$ \mathrm{~s} 0)$

Update addressing

- increment the memory address as part of a data transfer
- autoincrement, autodecrement
- useful when marching through an array
- lwu $\$$ t1, $16(\$ s 0) \quad \# \$ t 1$ gets Memory[\$s0+16]; $\$ \mathrm{~s} 0=\$ \mathrm{~s} 0+4$
- in MIPS: lw $\$ t 1,16(\$ s 0)$
addi $\$ s 0, \$ s 0,4$


## A Longer Example

High-level language version

```
int a[100];
int i;
for (i=0; i<100; i++) {
    a[i] = 5;
    }
```

Assembly language version

- base address of array a in $\$ 15$
- $\$ 8$ contains the value of $i, \$ 9$ the value 5

|  | add | \$8, \$0, \$0 | \# initialize i |
| :---: | :---: | :---: | :---: |
|  | li | \$9,5 | \# \$9 has the constant 5 |
| loop: | sla | \$10, \$8, 2 | \# \$10 has i in bytes |
|  | addu | \$14, \$10, \$15 | \# address of a[i] |
|  | sw | \$9, 0 (\$14) | \# store 5 in a[i] |
|  | addiu | \$8, \$8, 1 | \# increment i |
|  | blt | \$8,100, loop | \# branch if loop not finished |

## A Longer Example

| Machine-language version generated by a compiler |  |
| :--- | :--- |
| [0×00400020] | $0 \times 00004020$ add $\$ 8, \$ 0, \$ 0$ |
| $[0 \times 00400024]$ | $0 \times 34090005$ ori $\$ 9, \$ 0,55$ |
| $[0 \times 00400028]$ | $0 \times 34010004$ ori $\$ 1, \$ 0,4$ |
| $[0 \times 0040002 \mathrm{c}]$ | $0 \times 01010018$ mult $\$ 8, \$ 1$ |
| $[0 \times 00400030]$ | $0 \times 00005012$ mflo $\$ 10$ |
| $[0 \times 00400034]$ | $0 \times 014 \mathrm{f7021}$ addu $\$ 14, \$ 10, \$ 15$ |
| $[0 \times 00400038]$ | $0 \times a d c 90000$ sw $\$ 9,0(\$ 14)$ |
| $[0 \times 0040003 \mathrm{c}]$ | $0 \times 25080001$ addiu $\$ 8, \$ 8,1$ |
| $[0 \times 00400040]$ | $0 \times 2010064$ slti $\$ 2, \$ 8,100$ |
| $[0 \times 00400044]$ | $0 \times 1420 \mathrm{fff} 9$ |
| bne $\$ 2, \$ 0,-28$ |  |

## A Longer Example

Machine-language version generated by a compiler

| $[0 \times 00400020]$ | $0 \times 00004020$ add $\$ 8, \$ 0, \$ 0$ | ; same |
| :--- | :--- | :--- |
| $[0 \times 00400024]$ | $0 \times 34090005$ ori $\$ 9, \$ 0,5$ | ; li $\$ 9,5$ |
| $[0 \times 00400028]$ | $0 \times 34010004$ ori $\$ 1, \$ 0,4$ | ; mul $\$ 10, \$ 8,4$ |
| $[0 \times 0040002 \mathrm{c}]$ | $0 \times 01010018$ mult $\$ 8, \$ 1$ | ; loop head |
| $[0 \times 00400030]$ | $0 \times 00005012$ mflo $\$ 10$ |  |
| $[0 \times 00400034]$ | $0 \times 014$ f7021 | addu $\$ 14, \$ 10, \$ 15$; same |
| $[0 \times 00400038]$ | $0 \times a d c 90000$ | sw $\$ 9,0(\$ 14)$ |
| ; same |  |  |
| $[0 \times 0040003 \mathrm{c}]$ | $0 \times 25080001$ | addiu $\$ 8, \$ 8,1$ |
| $[0 \times 00400040]$ | $0 \times 2010064$ | slti $\$ 2, \$ 8,100$ |
| $[0 \times 00400044]$ | $0 \times 1420$ same | ; blt $\$ 8,100$, Loop |
| bne $\$ 2, \$ 0,-28$ |  |  |

## Assembly Language Programming

or
How to be Nice to Your TA

- Use lots of detailed comments
- Don't be too fancy
- Use lots of detailed comments
- Use words whenever possible
- Use lots of detailed comments
- Remember that the address of a word is evenly divisible by 4
- Use lots of detailed comments
- The word following the word at address $i$ is at address $i+4$.
- Use lots of detailed comments

