MIPS

MIPS is a "computer family"

- R2000/R3000 (32-bit)
- R4000/4400 (64-bit)
- R8000 (for scientific & graphics applications)
- R10000 (64-bit)

MIPS originated as a Stanford research project Microprocessor without Interlocked Pipe Stages

MIPS was bought by Silicon Graphics (SGI) & is now independent

MIPS is a RISC

CSE378

Susan Eggers

MIPS Registers

Part of the state of a process

Thirty-two 32-bit general purpose registers (GPRs): \$0, \$1, ..., \$31

- integer arithmetic
- address calculations
- · temporary values
- By convention software uses different registers for different purposes (next slide)

A 32-bit program counter (PC)

- Two 32-bit registers **HI** and **LO** used specifically for multiply and divide
 - HI & LO concatenated for the product
 - LO for the quotient; HI for the remainder
- Thirty-two 32-bit registers: \$f0, \$f1, ..., \$f31 used for floating-point arithmetic
 - often used as 16 64-bit registers for double precision FP


Other special-purpose registers (later)

1

MIPS Register	Names and g	gcc Conventions
----------------------	-------------	-----------------

Register	Name	Use	Comment		
\$0	zero	always 0	cannot be written		
\$1	\$at	reserved for assembler	don't use it!		
\$2, \$3	\$v0, \$v1	function return			
\$4 - \$7	\$a0 - \$a3	pass first 4 procedure/ function arguments			
\$8 - \$15	\$t0 - \$t7	temporaries	not saved across a call (caller saved)		
\$16 - \$23	\$s0 - \$s7	temporaries	saved across a call (called saved)		
\$24, \$25	\$t8, \$t9	temporaries	not saved across a call (caller saved)		
\$26, \$27	\$k0, \$k1	reserved for the OS	don't use them!		
\$28	\$gp	pointer to global static memory	points to the middle of a 64KB block in static data (<i>next slide</i>)		
\$29	\$sp	stack pointer	points to the last allocated stack location (next slide)		
\$30	\$fp	frame pointer	points to the activation record (<i>later</i>)		
\$31	\$ra	procedure/function return address			

Memory Usage



text segment: the code

data segment

- static data: objects whose size is known to the compiler & whose lifetime is the whole program execution
- dynamic data: objects allocated as the program executes (malloc)

stack segment: FIFO process-local storage

CSE378

4

MIPS Load-Store Architecture

Most instructions compute on operands stored in registers

- load data into a register from memory
- · compute in registers
- · the result is stored into memory

For example,

a = b + c d = a + b

is "compiled" into:

load b into register \$x load c into register \$y $z \leftarrow x + y$ store \$z into a $z \leftarrow z + x$ store \$z into d

CSE378

Susan Eggers

5

6

MIPS Information Units

Data types and sizes

- byte
- half-word (2 bytes)
- word (4 bytes)
- float (4 bytes using single-precision floating-point format)
- double (8 bytes using double-precision floating-point format)

Memory is byte-addressable

A data type must start on an address evenly divisible by its size in bytes

Big & Little Endian Byte Order

Every word starts at an address that is divisible by 4. Which byte in the word is byte 0? How is the data in .byte 0,1,2,3 stored?

D ia	31 24	23 16	5 15 8	7 0	byte address
Big Endian	0	1	2	3	0
	4	5	6	7	4
	8	9	10	11	8
	0's	0's	0's	1102	12

Most significant byte is the lowest byte address. Word is addressed by the byte address of the **most** significant byte.

Little	31 2	4 23 1	6 15 8	7 0	
Endian	3	2	1	0	0
	7	6	5	4	4
	11	10	9	8	8
	0's	0's	0's	1102	12

Least significant byte is the lowest byte address. Word is addressed by the byte address of the **least** significant byte.

CSE378 Susan Eggers

Big & Little Endian Byte Order


7

8

Problems when transferring between big & little endian computers data structures that contain a mixture of integers & characters

b	yte						byte					
ad	dres	s					address					
	0	J	Ι	Μ				M	Ι	J	0	
Big Endian	4	S	М	Ι	Т		Т	Ι	Μ	S	4 Little	
	8	Н	0	0	0		0	0	0	Н	8 Endian	
	12	0's	0's	0's	21		0's	0's	0's	21	12	

Transfer from big endian computer to little endian computer




MIPS Information Units

MIPS support both big- and little-endian byte orders

SPIM uses the byte order of the machine its running on

- Intel: little-endian
- Alpha, SPARC, Mac: big-endian

Words in SPIM are listed from left to right, but byte addresses are little-endian within a word



CSE378

Susan Eggers

9