Benefits of Pipelining
Assume:
Memory(10ns), ALU(10ns), Register(5ns),
All other operations are 0ns.
Charges for instructions are ...
R-format: 30ns
Load inst: 40ns
Store inst: 35ns
Branch: 25ns
Jump: 10ns
Single clock
40
80
WB
WB
Multicycle clock
Pipelined
Previous slide
Next slide
Back to first slide
View graphic version