Five Cycle Instruction Execution
Instruction decode and register fetch
Execution, memory address computation or branch completion
Memory access or R-type instruction completion
Goal: Separate logical operations so that the maximum number of instructions can make use of (variations of) each step