A Multiclock Design
Five Cycle Instruction Execution
Extend Data Path
Control Signals
More Control Signals
Instruction Cycle Descriptions
Instruction Fetch
Instruction Decode & Register Fetch
Execution ...
Mem Access or R-type Complete
Write Back
Email: snyder@cs.washington.edu
Home Page: http://www.cs.washington.edu/homes/snyder/