Five Cycle Instruction Execution

• Instruction Fetch

• Instruction decode and register fetch

• Execution, memory address computation or branch completion

• Memory access or R-type instruction completion

• Memory read completion

Previous slide

Next slide

Back to first slide

View graphic version