module isPrime_datapath #(parameter W=4)
								 ();

	// internal datapath signals and registers
	
	
	// datapath logic
	
	
	// output assignments
	
	
endmodule  // isPrime_datapath