module isPrime #(parameter W=4) (); // define status and control signals // instantiate control and datapath endmodule // isPrime
module isPrime #(parameter W=4) (); // define status and control signals // instantiate control and datapath endmodule // isPrime