

# DESIGN OF DIGITAL CIRCUITS AND SYSTEMS

## Algorithms to Hardware I

**Instructor:** Justin Hsia

**Teaching Assistants:**

Colton Carroll

Hemil Patel

Rasya Fawwaz

Grace Zhou

Quinlyn Donohue

Rose Maresh

# Relevant Course Information

- ❖ Lab 3 reports due Friday (5/1)
- ❖ Lab 4 due next Friday (5/8)
- ❖ Homework 4 due on Monday (5/4)
- ❖ Anonymous mid-quarter survey on Canvas (due 5/4)
- ❖ Quiz 3 (ASM, ASMD) next Thursday (5/7)

# Arithmetic Mean: Pseudocode

- ❖ Design a sequential circuit that computes the mean  $M$  of  $k$   $n$ -bit numbers stored in registers
  - *e.g.*, accessing a RAM or register file with  $k$  addresses
  - To save on hardware, only use one  $n$ -bit adder and have a single read port RAM

#  $\rightarrow$  width

- ❖ Algorithm Pseudocode:

①  $S = 0$   
 for  $i = 0$  to  $k-1$   
      $S = S + R[i]$   
 endfor  
 $M = S/k$

②  $S = 0$   
 for  $i = k-1$  to  $0$   
      $S = S + R[i]$   
 endfor  
 $M = S/k$


③  $M = 0$   
 for  $i = k-1$  to  $0$   
      $M = M + R[i]/k$   
 endfor

$\uparrow$  we'll look at #2, but these are all valid

# Aside: Counter Variable

- ❖ Many sequential hardware algorithms utilize counters
- ❖ If both work, is there a preference?

- How to implement  $C = k - 1$  check?




1 if inputs are the same

a	b	xnor
0	0	1
0	1	0
1	0	0
1	1	1

or  $C - (k-1) = 0$  (subtractor + nor)

- How to implement  $C = 0$  check?



a	b	nor
0	0	1
0	1	0
1	0	0
1	1	0

← only 1 if all inputs are 0

# Arithmetic Mean: Specification

## ❖ Datapath

- A  $k$ -address <sup>RAM</sup> register file (only using `r_addr` and `r_data`)
- Reg file address stored in  $\lceil \log_2(k) \rceil$  down-counter  $A(i)$
- Sum stored in register  $S$
- An  $n$ -bit divider circuit, as discussed last lecture  
 $S/k$

## ❖ Control

- Inputs *Start* and *Reset*, outputs *Ready* and *Done*
- Status signals:  $A\_zero$ ,  $Div\_done(?)$   
*anything related to control flow*
- Control signals:  $Load\_regs$ ,  $Add$ ,  $Divide$ ,  $Decr-A$


# Arithmetic Mean: Initial ASMD Chart

- ❖ For now, ignore the details of the divider circuit (assume it takes 1 cycle)

$S = 0$   
 for  $A = k-1$  to  $0$   
      $S = S + \text{Reg}[A]$   
 endfor  
 $M = S/k$


take RTL operations from pseudocode!

Note: the division is triggered/started exiting S\_sum, but actually computes during the S\_divide state.




# Arithmetic Mean: Modified ASMD Chart

- ❖ Fix your ASMD chart based on the divider circuit:



# Arithmetic Mean: Datapath




TECHNOLOGY

BREAK


# Aside: Load Loops

- ❖ For *some* initialization operations, you can get equivalent behavior from either the (1) outgoing edge or the (2) looping edge:




# Aside: Start Loops

- ❖ What happens if we forget to de-assert *Start*?



- ❖ Fix:



# Sorting Algorithm

- ❖ Design a circuit to sort  $k$   $n$ -bit numbers stored in a set of registers in ascending order

Algorithm:

```

for i = 0 to k-2 do
  A = Reg[i]
  for j = i+1 to k-1 do
    B = Reg[j]
    if B < A then
      Reg[i] = B
      Reg[j] = A
      A = Reg[i]
    endif
  endfor
endfor

```

Example ( $k = 4$ ): i to 2  
j to 3

i	j	A	B	R[0]	R[1]	R[2]	R[3]
0	1	3	7 <sub>x</sub>	3	7	1	0
0	2	3	1 <sub>✓</sub>	3	7	1	0
0	3	1	0 <sub>✓</sub>	1	7	3	0
1	2 <sub>(i+1)</sub>	7	3 <sub>✓</sub>	0	7	3	1
1	3	3	1 <sub>✓</sub>	0	3	7	1
2	3 <sub>(i+1)</sub>	7	3 <sub>✓</sub>	0	1	7	3
				0	1	3	7

# Sorting Algorithm: Specification

## ❖ Datapath

- A  $k$ -address *register file* (assume only 1 port)
- Two  $\lceil \log_2(k) \rceil$  *up-counters*  $i$  and  $j$
- Two registers  $A$  and  $B$
- An  $n$ -bit *comparator* circuit to check for  $B < A$

## ❖ Control

- Inputs *Start* and *Reset*, outputs *Ready* and *Done*
- Status signals:  $i\_done, j\_done, B\_lt\_A$
- Control signals:  $Init\_i, Init\_j, Incr\_i, Incr\_j, Load\_A, Load\_B, Store\_A, Store\_B$   
 $A = Reg[i]$      $B = Reg[j]$      $Reg[j] = A$      $Reg[i] = B$

# Sorting Algorithm: Timing Notes


## ❖ Datapath

- A  $k$ -address *register file* (assume only 1 port)
- Two  $\lceil \log_2(k) \rceil$  *up-counters*  $i$  and  $j$
- Two registers  $A$  and  $B$
- An  $n$ -bit *comparator* circuit to check for  $B < A$

## ❖ Timing Notes:

- RTL operations in a state occur on the *next* clock trigger
- Can  $i \leftarrow \underline{x}$  and  $A \leftarrow \text{Reg}[i]$  be done simultaneously? *No, need a cycle for  $i$  to update to r-addr port of reg file*
- Can  $\text{Reg}[i] \leftarrow B$  and  $\text{Reg}[j] \leftarrow A$  be done simultaneously? *No, only 1 write port*
- Swap operations *must* be done sequentially

# Sorting Algorithm: ASMD Chart




ASMD:




# Sorting Algorithm Datapath

Control Signals:  
 Init- $i$ , Incr- $i$   
 Init- $j$ , Incr- $j$   
 Load- $A$ , Store- $A$   
 Load- $B$ , Store- $B$

Status Signals:  
 B- $lt$ , A  
 i-done  
 j-done



# Alternate Sort Algorithm Datapath



# Lab 4 Preview: Binary Search

- ❖ Design a circuit that searches a *sorted* array for a given value by checking the middle element of the remaining portion of the array we would expect to find the given number:

```
L = 0
R = n - 1
while L <= R do
  m = floor((L + R)/2)
  if A[m] < T then
    L = m + 1
  else if A[m] > T then
    R = m - 1
  else
    return m
  endif
endwhile
return unsuccessful
```