module my_latch(input  logic       clk,
                input  logic [3:0] d,
                output logic [3:0] q);

  always_latch
    if (clk) q <= d;
    //else     q <= ~d;

endmodule  // my_latch