Design of Digital Circuits and Systems Clock Domain Crossing

Instructor: Vikram lyer

Teaching Assistants:

Ariel Kao Selim Saridede Derek Thorp Josh Wentzien

Jared Yoder

Adapted from material by Justin Hisa

Relevant Course Information

- Homework 5 due Friday (5/16)
 - Problem 4 looks long but it's more a walkthrough
- Lab 5 due next week (5/23)
 - Hardest/longest lab
 - Spend time planning and thinking through your design
 - You will need to use the VGA interface on LabsLand

Review: Timing Slack

- *Slack* is how much wiggle room we have before we run into a potential timing violation (setup or hold)
 - Can think of as worst-case analysis
 - Setup slack = DRT_{su} DAT_{su} = clock path_{min} data path_{max}
 - Hold slack = $DAT_h DRT_h = data path_{min} clock path_{max}$



We looked specifically at the slack between a single source and destination register, but in reality, we'd want to know the minimum slack between *any two registers* in our system

Review: Timing Slack

setup slack = $clock path_{min} - data path_{max}$ hold slack = $data path_{min} - clock path_{max}$

- $\$ Solve for the min setup and hold slacks if $T=40\ ns$
 - Registers: $t_h = 1 \text{ ns}$, $t_{su} = 3 \text{ ns}$, $t_{co} \in [6,9] \text{ ns}$
 - Delays: $t_{\text{wire}} \in [1,2] \text{ ns}, t_{\text{clk},A} \in [1,2] \text{ ns}, t_{\text{clk},B} \in [2,4] \text{ ns}$ $t_{\text{NOT}} \in [3,5] \text{ ns}, t_{\text{OR}} \in [6,8] \text{ ns}, t_{\text{XOR}} \in [9,12] \text{ ns}$



Clock Domains

- A clock domain is all of the sequential logic that runs on the same clock/clock frequency
 - May have multiple clock domains in one device or different clock domains when communicating across devices
 - These can arise purposefully (*e.g.*, using multiple clocks) or inadvertently (*e.g.*, really bad clock skew and jitter)

Clock Domain Crossing (CDC)

- Sending data from one clock domain to another is called a clock domain crossing
 - Can cause timing issues: metastability, data loss, and data incoherence
 - The sending clock domain and receiving clock domain are separated by a CDC boundary c1



 The phase and frequency relationships between clock domains may be *known* (synchronous CDC) or *unknown* (asynchronous CDC)

Synchronization

- Synchronization: coordination of events for proper transfer of data
 - *e.g.*, the two-flip-flop circuit recommended in 271



We will discuss a number of other synchronizers today

Metastability

- Metastability is the ability of a digital system to persist for an unbounded time in an unstable equilibrium or metastable state
 - Caused by timing constraint violations
 - https://en.wikipedia.org/wiki/Metastability_in_electronics



setup hold

Metastability

- Why is metastability bad?
 - Circuit may be unable to settle into a stable '0' or '1' logic level within the time required for proper circuit operation
 - Unstable signals can also cause current spikes
 - Unpredictable behavior or random value
 - Metastable signal is passed to combinational logic

Metastable signal passed to multiple destinations

Downstream timing issues

Metastability and CDC

- Metastability is <u>inevitable</u> in a multi-clock design, but want to prevent it as much as possible
 - Caused by different frequencies, clock skew, clock jitter
- Signals in the sending clock domain should be synchronized before being passed to a CDC boundary



Metastability and CDC

- Metastability is <u>inevitable</u> in a multi-clock design, but want to prevent it as much as possible
 - Caused by different frequencies, clock skew, clock jitter
- Signals in the receiving clock domain should be passed through a synchronizer before rest of system
 - Add flip-flops to give metastable signals time to settle so rest of system receives clean/valid signals
 - For most synchronization applications, two flip-flops are sufficient



Technology

Break

Data Loss

- Data loss refers to information lost due to failures
- Data loss during CDC:
 - Typically means incorrect reads or missed input changes



Data Loss

- Data loss refers to information lost due to failures
- Data loss during CDC:
 - Typically means incorrect reads or missed input changes
 - Change in sending domain data may not be properly captured on first clock edge in receiving domain due to metastability:
 Clock edges are very close
 Clock edges are not so close



- Sending domain data should be held constant long enough to be captured in the receiving domain
 - No longer a cycle-by-cycle correspondence between sending and receiving domain data
- Need to account for differences in clock speeds
 - Slower → Faster (synchronous): holding input constant for one clock cycle is probably enough since T_{sending} > T_{receiving}
 - Can do longer to be more sure



- Sending domain data should be held constant long enough to be captured in the receiving domain
 - No longer a cycle-by-cycle correspondence between sending and receiving domain data
- Need to account for differences in clock speeds
 - Faster → Slower (synchronous): "open loop" solution is to holding input constant for longer by "stretching" them



- Sending domain data should be held constant long enough to be captured in the receiving domain
 - No longer a cycle-by-cycle correspondence between sending and receiving domain data
- Need to account for differences in clock speeds
 - Faster → Slower (synchronous): "closed loop" solutions can check for proper receipt of signal before changing signal



- Sending domain data should be held constant long enough to be captured in the receiving domain
 - No longer a cycle-by-cycle correspondence between sending and receiving domain data
- Need to account for differences in clock speeds
 - For asynchronous CDC, will need to employ a more sophisticated synchronization technique
 - e.g., handshake or FIFO buffer

Data Incoherence

- Data incoherence is the invalid combination of values caused by differing outcomes when passing multiple signals (*e.g.*, a vector) through a CDC simultaneously
 - Depending on what the data represents, this invalid state may lead to functional errors



Dealing with Data Incoherence

- Specifically trying to avoid *invalid states*
 - The issue of incorrect reads is metastability and data loss
- When possible, restrict data changes to 1 bit at a time
 - Even on failed transition, will remain in a valid state
 - e.g., a Gray code counter

Decimal	0	1	2	3	4	5	6	7
Binary	000	001	010	011	100	101	110	111
Gray	000	001	011	010	110	111	101	100

- Ensure that system can recover from invalid states
 - May result in less optimized logic
 - *e.g.*, force transitions from invalid to valid states in FSM

Synchronization of CDC Data Signals

- The previously mentioned techniques of adding synchronizing flip-flops and using Gray codes are not generally sufficient for data buses through a CDC
- Three common methods for synchronizing data between clock domains are:
 - MUX-based synchronizers
 - Handshake signals
 - FIFO buffers

Flip-Flop Synchronizer

- ✤ Add *m* flip-flops in the receiving domain
 - Generally want to hold input data stable for m+1 receiving domain clock edges to ensure settling of data



Recirculation MUX Synchronizer

 Control signals typically can sufficiently be handled by flip-flop synchronizers, so can use these to choose when to sample the data in the receiving domain



Handshake Synchronizer

- A request-and-acknowledge scheme to guarantee the sampling of correct data
 - The relationship of the two clocks doesn't matter!
 - Best if data doesn't change very frequently



Handshake Implementation

Sender:

- Input data should be held stable (sLoad) until acknowledgement received
- Request (sreq) signal should be stable for m+1 cycles in the receiving clock domain to ensure transmission
- A new request should not be asserted until the acknowledgement from the previous data value has been de-asserted

Handshake Implementation

- Receiver
 - Input data should not be sampled (dCtrl) until request received
 - Acknowledgement (dack) signal should be stable for m+1 cycles in the sending clock domain to ensure transmission
 - A new acknowledgement should not be asserted until the next request is received

FIFO Synchronizer

 A dual-clock asynchronous FIFO can be used when the high latency of a handshake synchronizer cannot be tolerated



FIFO Synchronizer

- The golden rules of FIFO buffers still apply:
 - The sender should never write when the FIFO is full
 - The receiver should never reads when the FIFO is empty
- Implementation details:
 - Have to deal with FF synchronizer delays, but not every time
 - Pointer (read and write) must be gray-coded at their source
 - Comparison of gray-coded positions is more complex
 - Determining full/empty signals on time is tricky
 - May need to slow data generation rate (or introduce breaks/pauses) if not being read fast enough

Review Questions

 A 1-bit signal becomes metastable in the receiving domain and is read incorrectly. This is an example of:

Data loss Data incoherence Both Neither

What is the trade-off between using an open-loop and closed-loop CDC solution?

Which synchronizer is slowest (and why)?

Flip-flop Recirculation MUX Handshake FIFO