Design of Digital Circuits and Systems ASM with Datapath I

Instructor: Vikram lyer

Teaching Assistants:

Ariel Kao Josh Wentzien

Selim Saridede Jared Yoder

Derek Thorp

Adapted from material by Justin Hisa



ECE MORING

DROP-IN
TUTORING
AVAILABLE
FOR A SELECTION
OF EE
UNDERGRADUATE
CLASSES!

SCAN QR CODE TO VIEW THE TUTORING SCHEDULE





NOW LOCATED IN ECE RM 443!


Take the elevator to floor 4R and follow signage to 443.



Relevant Course Information


- Homework 2 late deadline tonight (4/17)
- Homework 3 due next Friday (4/25)
 - FIFO buffers & ASM charts
- Lab 2 reports due Friday (4/18), demos 4/21-25
- Lab 3 due 5/2
 - Lab 3 + 4 are really ~1.5 weeks long, so don't wait!
- Quiz 2 next Thursday (4/24)
 - Memory (ROM, RAM, reg files)

Review: ASM Chart




Review Question: 3-way Switch

- Create an ASM chart for a 3-way switch system using *Mealy*-type output
 - LTog and RTog pulse 1 when switch is flipped/toggled, output called light




ASMD Charts

- An Algorithmic State Machine with a Datapath chart is created by adding RTL operations to an ASM chart
 - Timing of operations can be confusing *NOT* a flowchart
- School of Thought #1:
 - RTL operations are triggered by control signals, so they can appear anywhere an output signal can:




ASMD Charts

- An Algorithmic State Machine with a Datapath chart is created by adding RTL operations to an ASM chart
 - Timing of operations can be confusing *NOT* a flowchart
- School of Thought #2:
 - It's clearer to separate control signals (Control) from RTL operations (Datapath)
- There isn't a set standard
 - You may see both or variants
 - We use School of Thought #2



ASMD Hardware

- State transitions and RTL operations are both controlled by the clock
 - It's often helpful to remember the underlying hardware registers!




ASMD Hardware

- State transitions and RTL operations are both controlled by the clock
 - It's often helpful to remember the underlying hardware registers!
- The behavior of both state and data registers depend on the current control state
 - Can conceptually think of as a MUX to the registers' inputs that uses the current state as its selector bits


Hardware Example #1

- State transitions and RTL operations are both controlled by the clock
 - It's often helpful to remember the underlying hardware registers!




Hardware Example #1


- State transitions and RTL operations are both controlled by the clock
 - It's often helpful to remember the underlying hardware registers!



Hardware Example #2


- State transitions and RTL operations are both controlled by the clock
 - It's often helpful to remember the underlying hardware registers!






ASMD Timing


- Everything (registers!) within an ASM block occurs simultaneously at the <u>next</u> clock trigger
 - Differs from a flowchart changes occur at state <u>exit</u> rather than <u>entrance</u>






ASMD Timing


- Everything (registers!) within an ASM block occurs simultaneously at the <u>next</u> clock trigger
 - Differs from a flowchart changes occur at state <u>exit</u> rather than <u>entrance</u>






ASMD Timing Question

* What value will be stored in r when we transition from state s1 to the next state? -1, 0, 1



ASMD Timing

- When a registered output (e.g., r) is used in a decision box, its effect may appear to be delayed by one clock
 - Can define a next-state value (e.g., r_next) to use instead



Short Tech

Break

ASMD Design Procedure

From problem description or algorithm pseudocode:

L06: ASMD I

- 1) Identify necessary datapath components and operations
- 2) Identify states and signals that cause state transitions (external inputs and status signals), based on the necessary sequencing of operations
- 3) Name the control signals that are generated by the controller that cause the indicated operations in the datapath unit
- 4) Form an ASM chart for your controller, using states, decision boxes, and signals determined above
- 5) Add the datapath RTL operations associated with each control signal


Design Example #1

- System specification:
 - Flip-flops E and F






- Start = 1 initiates the system's operation by clearing A and F. At each subsequent clock pulse, the counter is incremented by 1 until the operations stop.
- Bits A_2 and A_3 determine the sequence of operations:
 - If $A_2 = 0$, set E to 0 and the count continues
 - If $A_2 = 1$, set E to 1; additionally, if $A_3 = 0$, the count continues, otherwise, wait one clock pulse to set E to 1 and stop counting (i.e., back to S_idle)



Design Example #1

The system can be represented by the following block diagram:



Design Example #1 (ASM → ASMD Chart)

Synchronous or asynchronous reset?

Design Example #1 (Timing)

Sequence of operations:

	Cou	nter		Flip-l	Flops				
A_3	A_2	A_1	A_o	E	F	Conditions	State		
X	Χ	Χ	X	1	X	Start	S_idle		
0	0	0	0	1	0	$A_2 = 0, A_3 = 0$	S_count		
0	0	0	1	0	0				
0	0	1	0	0	0				
0	0	1	1	0	0	_			
0	1	0	0	0	0	$A_2 = 1$, $A_3 = 0$			
0	1	0	1	1	0				
0	1	1	0	1	0				
0	1	1	1	1	0	_			
1	0	0	0	1	0	$A_2 = 0$, $A_3 = 1$			
1	0	0	1	0	0				
1	0	1	0	0	0				
1	0	1	1	0	0	_			
1	1	0	0	0	0	$A_2 = 1$, $A_3 = 1$			
1	1	0	1	1	0		S_F		
1	1	0	1	1	1		S_idle		

Design Example #1 (Logic)

- Controller:
 - State Table:

	Present State		Inputs		Next State		Outputs					
Present-State Symbol	P ₁	P_0	Start	A_2	A_3	N ₁	N _o	set_E	clr_E	set_F	clr_A_F	incr_A
S_idle	0	0	0	Χ	Χ	0	0	0	0	0	0	0
S_idle	0	0	1	Χ	Χ	0	1	0	0	0	1	0
S_count	0	1	X	0	Χ	0	1	0	1	0	0	1
S_count	0	1	Х	1	0	0	1	1	0	0	0	1
S_count	0	1	¦ X	1	1	¦ 1	1	1	0	0	0	1
S_F	1	1	X	Χ	Χ	0	0	0	0	1	0	0

$$N_1 =$$

$$N_0 =$$

$$set_E =$$

$$clr_E =$$

$$set_F =$$

$$clr_A_F =$$

$$incr_A =$$

Short Tech Break

Design Example #1 (SV, Controller) status signals (in)

```
control signals (out)
```

```
module controller (set_E, clr_E, set_F, clr_A_F,
                   incr_A, A2, A3, Start, clk,
                   reset_b);
   // port definitions
   input logic Start, clk, reset_b, A2, A3;
   output logic set_E, clr_E, set_F, clr_A_F, incr_A;
   // define state names and variables
   // controller logic w/synchronous reset
```

Design Example #1 (SV, Controller) status signals (in) external inputs (in)

```
control signals (out)
```

```
module controller (set_E, clr_E, set_F, clr_A_F,
                   incr_A, A2, A3, Start, clk,
                   reset_b);
   // port definitions
   input logic Start, clk, reset_b, A2, A3;
   output logic set_E, clr_E, set_F, clr_A_F, incr_A;
   // define state names and variables
   enum logic [1:0] {S_idle, S_count, S_F = 2'b11}
ps, ns;
   // controller logic w/synchronous reset
   always_ff @(posedge clk)
      if (~reset b)
         ps <= S_idle;</pre>
      else
         ps <= ns;
```

Design Example #1 (SV, Controller)

```
// next state logic
  // output assignments
endmodule // controller
```

Design Example #1 (SV, Controller)

```
// next state logic
   always_comb
      case (ps)
         S_idle: ns = Start ? S_count : S_idle;
         S_{count}: ns = (A2 & A3) ? <math>S_{F} : S_{count};
             ns = S idle;
         S F:
      endcase
  // output assignments
   assign set_E = (ps == S_count) & A2;
   assign clr_E = (ps == S_count) & ~A2;
   assign set_F = (ps == S_F);
   assign clr_A_F = (ps == S_idle) & Start;
   assign incr_A = (ps == S_count);
endmodule // controller
```

Design Example #1 (SV, Datapath)

```
control signals (in)
status signals (out)
external inputs (in)
external outputs (out)
```

```
module datapath (A, E, F, clk, set_E, clr_E, set_F, clr_A_F,
                incr_A);
   // port definitions
   output logic [3:0] A;
   output logic E, F;
   input logic clk, set_E, clr_E, set_F, clr_A_F, incr_A;
  // datapath logic
endmodule // datapath
```

Design Example #1 (SV, Datapath)

```
control signals (in)
status signals (out)
external inputs (in)
external outputs (out)
```

```
module datapath (A, E, F, clk, set_E, clr_E, set_F, clr_A_F,
               incr_A);
  // port definitions
   output logic [3:0] A;
   output logic E, F;
   input logic clk, set_E, clr_E, set_F, clr_A_F, incr_A;
  // datapath logic
   always_ff @(posedge clk) begin
     else if (set_E) E <= 1'b1;</pre>
     if (clr A F)
        begin
           A <= 4'b0;
            F <= 1'b0:
         end
      else if (set_F) F <= 1'b1;</pre>
      else if (incr_A) A <= A + 4'h1;</pre>
   end // always_ff
endmodule // datapath
```

Design Example #1 (SV, Top-Level Design)

```
module top_level (A, E, F, clk, Start, reset_b);
   // port definitions
   output logic [3:0] A;
   output logic E, F;
   input logic clk, Start, reset b;
   // internal signals
   logic set_E, clr_E, set_F, clr_A_F, incr_A;
   // instantiate controller and datapath
   controller c_unit (.set_E, .clr_E, .set_F,
                       .clr A F, .incr A, .A2(A\lceil 2 \rceil),
                       .A3(A[3]), .Start, .clk,
                       .reset b);
   datapath d_unit (.*);
endmodule // top_level
```