Design of Digital Circuits and Systems Static Timing Analysis

Instructor: Justin Hsia

Teaching Assistants:

Colton Harris

Gayathri Vadhyan

Lancelot Wathieu

Deepti Anoop

Jared Yoder


Matthew Hung

Relevant Course Information

- Lab 4 due Friday (5/3)
- Quiz 3 is this Thursday at 11:50 am (30 min)
 - ASM and ASMD charts
- Homework 5 (5/10) and Lab 5 (5/17) will be released on Thursday
 - Lab 5 is the longest "regular" lab, mostly because of debugging – careful with number representation
- Rest of course material will NOT show up in labs

Review: Sequential Timing Constraints

- * Setup Time $(t_s \text{ or } t_{su})$: how long the input must be stable before the CLK trigger for proper input read
- * Hold Time (t_h) : how long the input must be stable after the CLK trigger for proper input read
- * "CLK-to-Q" Delay (t_{C2Q} or t_{CO}): how long it takes the output to change, measured from the CLK trigger



EE/CSE371, Spring 2024


When Can the Input Change?

- When a register input changes shouldn't violate hold time (t_h) or setup time (t_{su}) constraints within a clock period (T)
- * Let $t_{input,i}$ be the time it takes for the input of a register to change for the i-th time in a single clock cycle, measured from the CLK trigger:

■ Then we need $t_h \leq t_{input,i} \leq T - t_{su}$ for all i

Two separate constraints!

1
$$\ell_{input,1} \geq \ell_h$$




EE/CSE371, Spring 2024

Timing Constraint Questions

- 1) What are you solving for? Which constraint/inequality is relevant?
 - $t_h \rightarrow \text{hold time constraint}$
 - t_{su} or $T \rightarrow$ setup time constraint
 - Combinational logic delay → "max" means setup time constraint, "min" means hold time constraint
- 2) Find the most relevant pathway to a register input
 - Hold time constraint → shortest pathway
 - Setup time constraint → longest pathway
- 3) Solve the inequality for chosen path using the given constants

Practice Question

* Let T = 300 ps, $t_{sy} = 80 \text{ ps}, t_h = 50 \text{ ps},$ $t_{CO} = 100 \text{ ps.}$



If In changes exactly on clock triggers, what are the limits on the XOR gate delay that ensure proper behavior? Ot txor = th

$$t_{co} + t_{xoR} \leq T - t_{su}$$

$$t_{XOR} \in \left(\underline{50},\underline{120}\right)$$
 ps


2) Now let $t_{XOR} = 100$ ps and In change a fixed t_{in} after each clock trigger, what ranges of t_{in} will result in proper

behavior? Answer within a single clock cycle:


[300-80, 300-150]
$$\leftarrow$$
 at Reg input $t_{in} \in [0, 120] \cup (250, 300]$ ps $\int shift back by t_{xox}$

What Affects Circuit Timing?


- A more realistic picture:
 - Logic depth of circuit pathways } part of design process
 - Length, resistance, and capacitance of wire baseline physical
 - Size of the transistors
 - Operating conditions: Voltage & Temperature 3 fluduations lived on conditions



Review: FPGA-Based Design Flow




Static Timing Analysis Flow




Circuit Path Categorization

- Data paths are between inputs, sequential elements, and outputs
- Clock paths are from device ports or internally-generated clocks to the clock pins of sequential elements
- Asynchronous paths are between inputs and asynchronous set and clear pins of sequential elements




Data Paths

- Three data path types:
 - 1) Input to sequential element
 - 2) Sequential element to sequential element
 - 3) Sequential element to output




Data Path Validity

- A data signal is considered valid when is has finished computing and is stable
 - Note that this remains true until the next round of computation begins, which can cross clock cycle boundaries
- For proper behavior (i.e., correct reads), the input to a register must remain valid throughout the setup and hold time constraints



Clock Edges

- Looking at a single clock cycle
 - Launch Edge: the clock edge that activates or launches the source register
 - Latch Edge: the clock edge that latches the data into the destination register



EE/CSE371, Spring 2024

Timing Delays and Points of Interest

***** Clock Network Delay (t_{clk})

 How long it takes for changes in the clock signal to arrive at the register – the cause of clock skew

* Clock-to-Q or Clock-to-out Delay $(t_{C2Q}, t_{CQ}, \text{ or } t_{CO})$

 How long it takes the output to change, measured from the register's received clock edge – a property of the FF/register


Data Arrival Time (DAT)

The time at which the destination register's input is settled

Clock Arrival Time (CAT)

 The time at which a clock edge arrives at the destination register


Timing Delays and Points of Interest



- DAT_{su} = launch edge + $t_{clk1,max}$ + $t_{co,max}$ + $t_{data,max}$
- DAT_h = launch edge + $t_{clk1,min}$ + $t_{co,min}$ + $t_{data,min}$
- $CAT_{latch/launch} = edge + t_{clk2}$


Data Required Time (DRT)

- Data Required Time for Setup (DRT_{su})
 - The minimum time required before the latch edge for data to get latched into the destination register
 - Clock Arrival Time_{latch} Setup Time



Data Required Time (DRT)

- Data Required Time for Hold (DRT_h)
 - The minimum time required after the launch edge for the data to remain valid for successful latching
 - Clock Arrival Time_{launch} + Hold Time




EE/CSE371, Spring 2024

Setup Slack

- T+t_{ak2} -t_{su}


 ❖ Wiggle room for setup time violations

 - Depends on clock frequency (T)



Hold Slack


- Colk1 + t_{co} + t_{deta,nin}
 Wiggle room for hold time violations
 - Hold slack = $DAT_h DRT_h$ $\leftarrow \xi_{(k)} + \xi_h$
 - Does not depend on clock frequency



Technology

Break

Setup Slack Example



- Assume 100 MHz clock; clock period T = 10 ns
- * Setup slack = DRT_{su} DAT_{su}


 | Setup slack = DRT_{su} DAT_{su}

 | Clock path max data path

 | T + $t_{cik,2,min}$ $t_{su,max}$) ($t_{cik,1,max}$ + $t_{co,max}$ + $t_{data,max}$)


 | Setup slack = 2 ns > 0, so no timing violation

Hold Slack Example



Assume 100 MHz clock; clock period T = 10 ns

* Hold slack = DAT_h - DRT_h | launch edge
=
$$min$$
 data path - $(max clock path)$ ($t_{clk1,mn} + t_{co,mn} + t_{dete,min}$) ($t_{clk2,max} + t_{h,max}$)
($t_{clk1,mn} + t_{co,mn} + t_{dete,min}$) ($t_{clk2,max} + t_{h,max}$)
($t_{clk3,mn} + t_{co,mn} + t_{dete,min}$) ($t_{clk2,max} + t_{h,max}$)
($t_{clk3,mn} + t_{co,mn} + t_{dete,min}$) ($t_{clk2,max} + t_{h,max}$)
($t_{clk3,min} + t_{co,mn} + t_{dete,min}$) ($t_{clk2,max} + t_{h,max}$)
($t_{clk3,min} + t_{co,mn} + t_{dete,min}$) ($t_{clk2,max} + t_{h,max}$)
($t_{clk3,min} + t_{co,mn} + t_{dete,min}$) ($t_{clk2,max} + t_{h,max}$)
($t_{clk3,min} + t_{co,mn} + t_{dete,min}$) ($t_{clk3,min} + t_{co,max} + t_{h,max}$)
($t_{clk3,min} + t_{co,mn} + t_{dete,min}$) ($t_{clk3,min} + t_{co,max} + t_{h,max}$) ($t_{clk3,min} + t_{co,max} + t_{h,max}$) ($t_{clk3,min} + t_{co,max} + t_{h,max}$)




- Calculate the setup and hold slacks:
 - Assume 50 MHz clock; clock period T = 20 ns
 - setup slack = $\min_{(20+2+5+2-4)=25}$ clock path $\max_{(2+1)+2+9+2}$ data path = -1 ns

timing violation!

EE/CSE371, Spring 2024

Slack Example




What is the fastest clock we can use with this circuit?

Synopsys Design Constraints (SDC)

- Synopsys Design Constraints describe timing constraints and exceptions
 - Quartus uses .sdc files to define clocks, I/O constraints, and other information that the fitter needs to make the best decisions
 - You can make and edit these using the TimeQuestGUI or by editing the .sdc file in a text editor (see hw5)


I/O Constraints

- Let's examine the design constraints for the following example FPGA setup:
 - FPGA circuit between two external chips
 - T_w are wire/board delays, T_{clk} are clock delays *



Input Delays


- * set_input_delay
 - Command to specify external delays feeding into the FPGA's input ports
 - https://www.intel.com/content/ www/us/en/programmable/ quartushelp/13.0/mergedProjects/ tafs/tafs/tcl pkg sdc ver 1.5 cmd set input delay.htm



- Applied to this setup: حامداد علامه
 - input delay_{min} = $(T_{clk2,min} T_{clk1,max}) + T_{co,min} + T_{W1,min}$
 - input delay_{max} = $(T_{clk2,max} T_{clk1,min}) + T_{co,max} + T_{w1,max}$

Output Delays

- set_output_delay
 - Command to specify external delays leaving the FPGA's output ports
 - https://www.intel.com/content/ www/us/en/programmable/ quartushelp/13.0/mergedProjects/ tafs/tafs/tcl pkg sdc ver 1.5 cmd set output delay.htm



- ♣ Applied to this setup: Clock skew
 - output delay_{min} = $(T_{clk1,min} T_{clk3,max}) + T_{W2,min} T_{h,max}$
 - output delay_{max} = $(T_{clk1,max} T_{clk3,min}) + T_{w2,max} + T_{su,max}$


I/O Constraints

Check the datasheet!

Symbol	Parameter	-166		-133		
		Min.	Max.	Min.	Max.	Unit
fmax ⁽³⁾	Clock Frequency	_	166	_	133	MHz
tkc ⁽³⁾	Cycle Time	6	_	7.5	_	ns
tкн	Clock High Time	2.4	_	2.8	_	ns
tkL ⁽³⁾	Clock Low Time	2.4	_	2.8	_	ns
tkq ⁽³⁾	Clock Access Time	_	3.5	_	4	ns
tkax ⁽¹⁾	Clock High to Output Invalid	3	_	3	_	ns
tkqlz ^(1,2)	Clock High to Output Low-Z	0	_	0	_	ns
tkqhz ^(1,2)	Clock High to Output High-Z	1.5	3.5	1.5	3.5	ns
toeq(3)	Output Enable to Output Valid	_	3.5	_	3.8	ns
toeax ⁽¹⁾	Output Disable to Output Invalid	0	_	0	_	ns
toelz ^(1,2)	Output Enable to Output Low-Z	0	_	0	_	ns
toehz ^(1,2)	Output Disable to Output High-Z	2	4.5	2	5	ns
tas ⁽³⁾	Address Setup Time	2.1	_	2.1	_	ns
tss ⁽³⁾	Address Status Setup Time	1.5	_	1.5	_	ns
tws ⁽³⁾	Write Setup Time	1.5	_	1.5	_	ns
tces ⁽³⁾	Chip Enable Setup Time	1.5	_	1.5	_	ns
tavs(3)	Address Advance Setup Time	1.5	_	1.5	_	ns
t AH ⁽³⁾	Address Hold Time	1.0	_	1.0	_	ns
tsH ⁽³⁾	Address Status Hold Time	0.5	_	0.5	_	ns
twH ⁽³⁾	Write Hold Time	0.5	_	0.5	_	ns
tceh(3)	Chip Enable Hold Time	0.5	_	0.5	_	ns
tavh ⁽³⁾	Address Advance Hold Time	0.5	_	0.5	_	ns


Clock Effects

- Clock Latency: delay for clock signal to reach components
 - Source latency: the delay between the clock definition and its source
 - <u>Network latency</u>: the delay between the clock definition and register clock pins
 - [extra] Often dealt with using an onboard phase-locked loop (PLL) –
 see derive pll clocks command



Clock Effects

- Clock Uncertainty: clock signal does not arrive at every clock pin simultaneously
 - Skew: differences in arrival time of a clock signal to different components
 - <u>Jitter</u>: deviations from defined period
 - Synchronous clock domain crossings (future lecture)



EE/CSE371, Spring 2024

Timing Closure

- Timing constraints need to be met simultaneously
 - Sometimes fixing one violation will introduce another
- Fixing hold violations: caused by fast data path and destination register's clock latency
 - Add delay in the data path with buffers or pairs of inverters (done automatically by Quartus)
- Fixing setup violations: data arrives too late compared to the destination register's clock speed
 - Slow down the clock (undesirable)
 - Tell fitter to try harder or confine logic to a smaller area
 - Rewrite code to simplify logic
 - Add pipelining (next lecture)