

# Design of Digital Circuits and Systems

## ASM with Datapath II

**Instructor:** Justin Hsia

**Teaching Assistants:**

Colton Harris

Deepti Anoop

Gayathri Vadhyan

Jared Yoder

Lancelot Wathieu

Matthew Hung


# Relevant Course Information

- ❖ Homework 3 due Friday (4/19)
- ❖ Homework 4 released Thursday
  
- ❖ Quiz 2 (ROM, RAM, Reg files) this Thu at 11:50 am
  - Based heavily on Homework 2
  - Memory sizing, addressing, initialization, and implementation (*i.e.*, circuit diagram)
  
- ❖ Lab 3 reports due next Friday (4/26)
  - Ideally finish by early next week so you can start Lab 4, which will be released this Thursday

# ASMD Design Procedure

- ❖ From problem description or algorithm pseudocode:
  - 1) Identify necessary datapath components and operations**
  - 2) Identify states and signals that cause state transitions** (external inputs and status signals), based on the necessary sequencing of operations
  - 3) Name the control signals** that are generated by the controller that cause the indicated operations in the datapath unit
  - 4) Form an ASM chart for your controller**, using states, decision boxes, and signals determined above
  - 5) Add the datapath RTL operations** associated with each control signal

# Design Example





## ❖ System specification:

- datapath ■ Flip-flops E and F
- datapath ■ 4-bit binary counter A = 0bA<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>
- inputs to control ■ Active-low reset signal reset\_b puts us in state S\_idle, where we remain while signal Start = 0
- control signals ■ Start = 1 initiates the system's operation by clearing A and F. At each subsequent clock pulse, the counter is incremented by 1 until the operations stop. ↑ clr\_A-F
- status signals ■ Bits A<sub>2</sub> and A<sub>3</sub> determine the sequence of operations: ↑ incr\_A
  - control signals • If A<sub>2</sub> = 0, set E to 0 and the count continues ← clr-E
  - If A<sub>2</sub> = 1, set E to 1; additionally, if A<sub>3</sub> = 0, the count continues, otherwise, wait one clock pulse to set F to 1 and stop counting (i.e., back to S\_idle) ← set-F

# Design Example #1 (ASMD Chart)

- ❖ Synchronous or asynchronous reset?

for synchronous reset, add decision box on reset-b out of every state box:



# Design Example #1 (SV, Controller)

control signals (out)  
status signals (in)  
external inputs (in)

```
module controller (set_E, clr_E, set_F, clr_A_F,  
                 incr_A, A2, A3, Start, clk,  
                 reset_b);
```

```
// port definitions
```

```
input logic Start, clk, reset_b, A2, A3;  
output logic set_E, clr_E, set_F, clr_A_F, incr_A;
```

```
// define state names and variables
```

```
enum {S_idle, S_1, S_2 = 3} ps, ns;
```

```
// controller logic w/synchronous r
```

```
always_ff @(posedge clk)
```

```
    if (~reset_b)  
        ps <= S_idle;
```

```
    else  
        ps <= ns;
```

```
// next state logic
```

```
always_comb
```

```
    case (ps)
```

```
        S_idle: ns = Start ? S_1 : S_idle;
```

```
        S_1: ns = (A2 & A3) ? S_2 : S_1;
```

```
        S_2: ns = S_idle;
```

```
    endcase
```

```
// output assignments
```

```
assign set_E = (ps == S_1) & A2;
```

```
assign clr_E = (ps == S_1) & ~A2;
```

```
assign set_F = (ps == S_2);
```

```
assign clr_A_F = (ps == S_idle) & Start;
```

```
assign incr_A = (ps == S_1);
```

```
endmodule // controller
```

# Design Example #1 (SV, Datapath)

control signals (in)  
status signals (out)  
external inputs (in)  
external outputs (out)

```
module datapath (A, E, F, clk, set_E, clr_E, set_F, clr_A_F,  
                incr_A);  
  
    // port definitions  
    output logic [3:0] A;  
    output logic E, F;  
    input logic clk, set_E, clr_E, set_F, clr_A_F, incr_A;  
  
    // datapath logic  
    always_ff @(posedge clk) begin  
        if (clr_E)      E <= 1'b0;  
        else if (set_E) E <= 1'b1;  
        if (clr_A_F)  
            begin  
                A <= 4'b0;  
                F <= 1'b0;  
            end  
        else if (set_F) F <= 1'b1;  
        else if (incr_A) A <= A + 4'h1;  
    end // always_ff  
  
endmodule // datapath
```

# Design Example #1 (SV, Top-Level Design)


```
module top_level (A, E, F, clk, Start, reset_b);  
  
    // port definitions  
    output logic [3:0] A;  
    output logic E, F;  
    input  logic clk, Start, reset_b;  
  
    // internal signals (control signals and status signals that aren't outputs)  
    logic set_E, clr_E, set_F, clr_A_F, incr_A;  
  
    // instantiate controller and datapath  
    controller c_unit (.set_E, .clr_E, .set_F,  
                      .clr_A_F, .incr_A, .A2(A[2]),  
                      .A3(A[3]), .Start, .clk,  
                      .reset_b);  
  
    datapath d_unit (.*);  
  
endmodule // top_level
```



# Design Example #2: Fibonacci

There are many valid designs.  
One is shown; some variants will be listed.

- ❖ Design a sequential Fibonacci number circuit with the following properties:



- $i$  is the desired sequence number
- $f$  is the computed Fibonacci number:

$$fib(i) = \begin{cases} 0, & i = 0 \\ 1, & i = 1 \\ fib(i-1) + fib(i-2), & i > 1 \end{cases}$$

- **ready** means the circuit is idle and ready for new input
- **start** signals the beginning of a new computation
- **done\_tick** is asserted for 1 cycle when the computation is complete

# Design Example #2 (Pseudocode)

```

    if (i == 0) return 0;
    fm1 = 1;
    fm2 = 0;
    for n from 2 to i-1 (inclusive):
        temp = fm2;
        fm2 = fm1;
        fm1 = temp + fm2;
    return fm1 + fm2;
  
```

Handwritten annotations:

- i == 0* (purple) points to the if condition.
- zero-f* (blue) points to the return 0.
- init* (blue) points to the initialization of fm1 and fm2.
- n < i* (purple) points to the loop range.
- iterate* (blue) points to the loop body.


## Some Variants:

- could have explicitly shown  $i == 1$  base case
- any loop bounds that execute  $i-2$  times will work
- could have explicitly used a third  $f = fm1 + fm2$  variable


## ❖ Pseudocode analysis:

- Variables are part of **datapath**; assignments become RTL operations
- Chunks of related actions should be triggered by **control signals**
- Decision points become **status signals**

# Design Example #2 (Control-Datapath)



# Design Example #2 (ASMD Chart)



## Some Variants:

- $i == 0$  check could be in  $S\_idle$
- $n$  could count down
- $done\_tick$  could be a Mealy output from  $S\_comp$  (shows up 1 cycle earlier)
- $f$  could be a separate register from  $fm1$  &  $fm2$  and be updated just once

# Design Example #2 (SV)

```
fib_control:
```

```
    // port definitions  
    // define state names and variables  
    // controller logic w/synchronous reset  
    // next state logic  
    // output assignments
```

```
fib_datapath:
```

```
    // port definitions  
    // datapath logic
```

```
fib:
```

```
    // port definitions  
    // define status and control signals  
    // instantiate control and datapath
```

# Other Hardware Algorithms

- ❖ Sequential binary multiplier or divider
- ❖ Arithmetic mean
  
- ❖ Lab 4: Bit counting
- ❖ Lab 4: Binary search
- ❖ Lab 5: Bresenham's line

# Technology Break

# Hardware Acceleration

- ❖ ASMD as a design process can be used to implement software algorithms
- ❖ Custom hardware can accelerate operation:
  - Hardware can better exploit parallelism
  - Hardware can implement more specialized operations
  - Hardware can reduce “processor overhead”  
(*e.g.*, instruction fetch, decoding)
- ❖ “Hardware accelerators” are frequently used to complement processors to speed up common, computationally-intensive tasks
  - *e.g.*, encryption, machine vision, cryptocurrency mining



# Binary Multiplication

## ❖ Multiplication of unsigned numbers

<table border="0" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Multiplicand M</td> <td style="width: 10%;">(14)</td> <td style="width: 10%; text-align: right;">1 1 1 0</td> <td style="width: 10%;"></td> <td style="width: 10%;"></td> <td style="width: 10%;"></td> <td style="width: 10%;"></td> <td style="width: 10%;"></td> </tr> <tr> <td>Multiplier Q</td> <td>(11)</td> <td style="text-align: right;">x 1 0 1 1</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">-----</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">1 1 1 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">  1 1 1 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">    0 0 0 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">      1 1 1 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">-----</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Product P</td> <td>(154)</td> <td style="text-align: right;">1 0 0 1 1 0 1 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p style="text-align: center;">(a) Multiplication by hand</p>	Multiplicand M	(14)	1 1 1 0						Multiplier Q	(11)	x 1 0 1 1								-----								1 1 1 0								1 1 1 0								0 0 0 0								1 1 1 0								-----						Product P	(154)	1 0 0 1 1 0 1 0						<table border="0" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Multiplicand M</td> <td style="width: 10%;">(14)</td> <td style="width: 10%; text-align: right;">1 1 1 0</td> <td style="width: 10%;"></td> <td style="width: 10%;"></td> <td style="width: 10%;"></td> <td style="width: 10%;"></td> <td style="width: 10%;"></td> </tr> <tr> <td>Multiplier Q</td> <td>(11)</td> <td style="text-align: right;">x 1 0 1 1</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">-----</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Partial product 0</td> <td></td> <td style="text-align: right;">1 1 1 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">+ 1 1 1 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">-----</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Partial product 1</td> <td></td> <td style="text-align: right;">  1 0 1 0 1</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">+ 0 0 0 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">-----</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Partial product 2</td> <td></td> <td style="text-align: right;">    0 1 0 1 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">+ 1 1 1 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td style="text-align: right;">-----</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Product P</td> <td>(154)</td> <td style="text-align: right;">1 0 0 1 1 0 1 0</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p style="text-align: center;">(b) Using multiple adders</p>	Multiplicand M	(14)	1 1 1 0						Multiplier Q	(11)	x 1 0 1 1								-----						Partial product 0		1 1 1 0								+ 1 1 1 0								-----						Partial product 1		1 0 1 0 1								+ 0 0 0 0								-----						Partial product 2		0 1 0 1 0								+ 1 1 1 0								-----						Product P	(154)	1 0 0 1 1 0 1 0					
Multiplicand M	(14)	1 1 1 0																																																																																																																																																																															
Multiplier Q	(11)	x 1 0 1 1																																																																																																																																																																															
		-----																																																																																																																																																																															
		1 1 1 0																																																																																																																																																																															
		1 1 1 0																																																																																																																																																																															
		0 0 0 0																																																																																																																																																																															
		1 1 1 0																																																																																																																																																																															
		-----																																																																																																																																																																															
Product P	(154)	1 0 0 1 1 0 1 0																																																																																																																																																																															
Multiplicand M	(14)	1 1 1 0																																																																																																																																																																															
Multiplier Q	(11)	x 1 0 1 1																																																																																																																																																																															
		-----																																																																																																																																																																															
Partial product 0		1 1 1 0																																																																																																																																																																															
		+ 1 1 1 0																																																																																																																																																																															
		-----																																																																																																																																																																															
Partial product 1		1 0 1 0 1																																																																																																																																																																															
		+ 0 0 0 0																																																																																																																																																																															
		-----																																																																																																																																																																															
Partial product 2		0 1 0 1 0																																																																																																																																																																															
		+ 1 1 1 0																																																																																																																																																																															
		-----																																																																																																																																																																															
Product P	(154)	1 0 0 1 1 0 1 0																																																																																																																																																																															


  

	$m_3$	$m_2$	$m_1$	$m_0$			
	x	$q_3$	$q_2$	$q_1$	$q_0$		
		-----					
Partial product 0		$m_3q_0$	$m_2q_0$	$m_1q_0$	$m_0q_0$		
		+ $m_3q_1$	$m_2q_1$	$m_1q_1$	$m_0q_1$		
		-----					
Partial product 1		$PP1_5$	$PP1_4$	$PP1_3$	$PP1_2$	$PP1_1$	
		+ $m_3q_2$	$m_2q_2$	$m_1q_2$	$m_0q_2$		
		-----					
Partial product 2		$PP2_6$	$PP2_5$	$PP2_4$	$PP2_3$	$PP2_2$	
		+ $m_3q_3$	$m_2q_3$	$m_1q_3$	$m_0q_3$		
		-----					
Product P		$p_7$	$p_6$	$p_5$	$p_4$	$p_3$	$p_2$
						$p_1$	$p_0$

(c) Hardware implementation

# Parallel Binary Multiplier

- ❖ *Parallel* multipliers require a lot of hardware



# Sequential Binary Multiplier

- ❖ Design a *sequential* multiplier that uses only one adder and a shift register
  - Assume one clock cycle to shift and one clock cycle to add
  - More efficient in hardware, less efficient in time
- ❖ Considerations:
  - $n$ -bit **multiplicand** and **multiplier** yield a product at most how wide?  *$2n$ -bits wide*
  - What are the ports for an  $n$ -bit adder?  *$A, B, \text{carry-in}, \text{carry-out}, S$*   
 *$(n+1)$ -bit sum*
  - How many shift-and-adds do we do and how do we know when to stop?  *$n$  operations, use a counter to track*


# Sequential Binary Multiplier

- ❖ Design a *sequential* multiplier that uses only one adder and a shift register
  - Assume one clock cycle to shift and one clock cycle to add
  - More efficient in hardware, less efficient in time
- ❖ Implementation Notes:
  - If current bit of **multiplier** is 0, then skip the adding step (don't bother adding 0)
  - Instead of shifting **multiplicand** to the left, we will shift the **partial sum** (and the **multiplier**) *to the right* (same effect, but hardware is different)
  - We will re-use the **multiplier** register for the lower half of the product (can discard multiplier bits we've already looked at)
    - Treat **carry**, **partial sum**, and **multiplier** as one shift register {C, A, Q}

# Sequential Binary Multiplier Operation

❖ A few steps of:

$$\begin{array}{r} 11010111 \\ \times 00010111 \\ \hline \end{array}$$



Operation (completed)	C	A	Q	P
Initialize computation	0	00000000	00010111	1000
Add (Q[8] = 1)	0	11010111	00010111	0111
Shift	0	01101011	10001011	0111
Add (Q[7] = 1)	1	01000010	10001011	0110
Shift	0	10100001	01000101	0110
Add (Q[6] = 1)	1	01111000	01000101	0101
Shift	0	10111100	00100010	0101

# Binary Multiplier Specification


## ❖ Datapath

- $(2n+1)$ -bit *shift register* with bits split into 1-bit  $C$ ,  $n$ -bit  $A$ , and  $n$ -bit  $Q$       $\{C, A, Q\} \leftarrow \{C, A, Q\} \gg 1$
- Multiplicand stored in register  $B$ , multiplier stored in  $Q$
- An  $n$ -bit *parallel adder* adds the contents of  $B$  to  $A$  and outputs to  $\{C, A\}$
- A  $\lceil \log_2(n + 1) \rceil$ -bit *counter*  $P$

## ❖ Control


- Inputs  $Start$  and  $Reset$ , outputs  $Ready$  and  $Done$
- Status signals:  $Q[0]$  (or all of  $Q$ ),  $P\_zero$  (or all of  $P$ )
- Control signals:  $Shift\_regs$ ,  $Load\_regs$ ,  $Add\_regs$ ,  $Decr\_P$   
(Initialize)

# Binary Multiplier Block Diagram




# Binary Multiplier (ASMD Chart)

States:



ASMD:





# Binary Multiplier Implementation

## ❖ Controller Logic

$$\text{Load\_regs} = S\_idle \cdot \text{Start}$$

$$\text{Shift\_regs} = S\_shift$$

$$\text{Add\_regs} = S\_add \cdot Q[0]$$

$$\text{Decr\_P} = S\_add$$

$$\text{Ready} = S\_idle$$

$$\text{Done} = S\_done$$

# Binary Multiplier (SV, Datapath)

```
module datapath #(parameter WIDTH=8)
    (product, Q, P, multiplicand, multiplier, clk,
     Load_regs, Shift_regs, Add_regs, Decr_P);

    // port definitions
    output logic [2*WIDTH-1:0] product;
    output logic [WIDTH-1:0] Q, P; // note: unnecessary bits for P
    input  logic [WIDTH-1:0] multiplicand, multiplier;
    input  logic clk, Load_regs, Shift_regs, Add_regs, Decr_P;

    // internal Logic
    logic C;
    logic [WIDTH-1:0] A, B;

    // datapath Logic

endmodule
```

# Binary Multiplier (SV, Datapath)

```
module datapath #(parameter WIDTH=8)
    (product, Q, P, multiplicand, multiplier, clk,
     Load_regs, Shift_regs, Add_regs, Decr_P);

    // port definitions
    ...

    // internal logic
    ...

    // datapath logic
    always_ff @(posedge clk) begin
        if (Load_regs) begin
            A <= 0; C <= 0; P <= WIDTH;
            B <= multiplicand;
            Q <= multiplier;
        end
        if (Decr_P)      P <= P - 1;
        if (Add_regs)    {C, A} <= A + B;
        if (Shift_regs) {C, A, Q} <= {C, A, Q} >> 1;
    end // always_ff

    assign product = {A, Q};

endmodule
```