# Design of Digital Circuits and Systems ASM with Datapath II

**Instructor:** Justin Hsia

**Teaching Assistants:** 

Colton Harris Deepti Anoop

Gayathri Vadhyan Jared Yoder

Lancelot Wathieu Matthew Hung

#### **Relevant Course Information**

- Homework 3 due Friday (4/19)
- Homework 4 released Thursday
- Quiz 2 (ROM, RAM, Reg files) this Thu at 11:50 am
  - Based heavily on Homework 2
  - Memory sizing, addressing, initialization, and implementation (i.e., circuit diagram)
- Lab 3 reports due next Friday (4/26)
  - Ideally finish by early next week so you can start Lab 4,
     which will be released this Thursday

# **ASMD Design Procedure**

- From problem description or algorithm pseudocode:
  - 1) Identify necessary datapath components and operations
  - 2) Identify states and signals that cause state transitions (external inputs and status signals), based on the necessary sequencing of operations
  - 3) Name the control signals that are generated by the controller that cause the indicated operations in the datapath unit
  - 4) Form an ASM chart for your controller, using states, decision boxes, and signals determined above
  - 5) Add the datapath RTL operations associated with each control signal

Datapath

unit

Control

Status signals

Input signals (external)

Control unit

(FSM)

# **Design Example**

System specification:

datapath Flip-flops  $\underline{E}$  and  $\underline{F}$ 

date of the 4-bit binary counter  $\underline{A} = 0bA_3A_2A_1A_0$ 

 Active-low reset signal reset\_b puts us in state S\_idle, where we remain while signal Start = 0

Start = 1 initiates the system's operation by clearing A and F. At each subsequent clock pulse, the counter is incremented by 1 until the operations stop.


Bits  $A_2$  and  $A_3$  determine the sequence of operations:

• If  $A_2 = 0$ , set E to 0 and the count continues


• If  $A_2 = 1$ , set E to 1; additionally, if  $A_3 = 0$ , the count continues, otherwise, wait one clock pulse to set F to 1 and stop counting (i.e., back to *S\_idle*)

# **Design Example #1 (ASMD Chart)**

Synchronous or <u>asynchronous</u> reset?



for sychronous reset, add decision box on reset-board of every state box:



L07: ASMD II

```
module controller (set_E, clr_E, set_F, clr_A_F,
                   incr_A, A2, A3, Start, clk,
                   reset b):
   // port definitions
   input logic Start, clk, reset b, A2, A3;
   output logic set E, clr E, set F, clr A F, incr A;
   // define state names and variables
   enum {S idle, S 1, S 2 = 3} ps, ns;
   // controller logic w/synchronous r
   always ff @(posedge clk)
      if (~reset b)
         ps <= S idle;</pre>
      else
         ps <= ns;
```

```
// next state logic
  always comb
     case (ps)
        S idle: ns = Start ? S 1 : S idle;
        S_1:
                 ns = (A2 \& A3) ? S 2 : S 1;
        S 2:
                  ns = S idle;
     endcase
  // output assignments
  assign set_E = (ps == S_1) & A2;
  assign clr_E = (ps == S_1) \& \sim A2;
  assign set_F = (ps == S_2);
  assign clr_A_F = (ps == S_idle) & Start;
  assign incr A = (ps == S 1);
endmodule // controller
```

# Design Example #1 (SV, Datapath)

```
control signals (in)
status signals (out)
external inputs (in)
external outputs (out)
```


```
module datapath (A, E, F, clk, set_E, clr_E, set_F, clr_A_F,
                 incr A);
   // port definitions
   output logic [3:0] A;
   output logic E, F;
   input logic clk, set_E, clr_E, set_F, clr_A_F, incr_A;
   // datapath logic
   always_ff @(posedge clk) begin
      if (clr E) E \leftarrow 1'b0;
      else if (set E) E <= 1'b1;</pre>
      if (clr_A_F)
         begin
            A <= 4'b0;
            F <= 1'b0;
         end
      else if (set F) F <= 1'b1;</pre>
      else if (incr_A) A <= A + 4'h1;</pre>
   end // always ff
endmodule // datapath
```

# Design Example #1 (SV, Top-Level Design)

```
module top level (A, E, F, clk, Start, reset b);
   // port definitions
   output logic [3:0] A;
   output logic E, F;
   input logic clk, Start, reset b;
   // internal signals (control signals and status signals that over 4 outputs)
   logic set E, clr E, set F, clr A F, incr A;
   // instantiate controller and datapath
   controller c unit (.set E, .clr E, .set F,
                       .clr_A_F, .incr_A, .A2(A[2]),
                       .A3(A[3]), .Start, .clk,
                       .reset b);
   datapath d_unit (.*);
endmodule // top_level
```

# Design Example #2: Fibonacci

Design a sequential Fibonacci number circuit with the



- i is the desired sequence number
- f is the computed Fibonacci number:

$$fib(i) = \begin{cases} 0, & i = 0 \\ 1, & i = 1 \\ fib(i-1) + fib(i-2), & i > 1 \end{cases}$$

- ready means the circuit is idle and ready for new input
- start signals the beginning of a new computation
- done tick is asserted for 1 cycle when the computation is complete

# Design Example #2 (Pseudocode)

#### Pseudocode analysis:

- Variables are part of datapath; assignments become RTL operations
- Chunks of related actions should be triggered by control signals
- Decision points become status signals

# **Design Example #2 (Control-Datapath)**

# **Design Example #2 (ASMD Chart)**

EE/CSE371, Spring 2024

# Design Example #2 (SV)

```
fib control:
  // port definitions
  // define state names and variables
  // controller logic w/synchronous reset
  // next state logic
  // output assignments
fib datapath:
  // port definitions
  // datapath logic
fib:
  // port definitions
  // define status and control signals
  // instantiate control and datapath
```

## Other Hardware Algorithms

- Sequential binary multiplier or divider
- Arithmetic mean
- Lab 4: Bit counting
- Lab 4: Binary search
- Lab 5: Bresenham's line

# Technology


# Break

#### **Hardware Acceleration**

- ASMD as a design process can be used to implement software algorithms
- Custom hardware can accelerate operation:
  - Hardware can better exploit parallelism
  - Hardware can implement more specialized operations
  - Hardware can reduce "processor overhead" (e.g., instruction fetch, decoding)
- "Hardware accelerators" are frequently used to complement processors to speed up common, computationally-intensive tasks
  - e.g., encryption, machine vision, cryptocurrency mining


# **Binary Multiplication**

#### Multiplication of unsigned numbers



# **Parallel Binary Multiplier**

Parallel multipliers require a lot of hardware



# **Sequential Binary Multiplier**

- Design a sequential multiplier that uses only one adder and a shift register
  - Assume one clock cycle to shift and one clock cycle to add
  - More efficient in hardware, less efficient in time

#### Considerations:


- n-bit multiplicand and multiplier yield a product at most how wide?
- What are the ports for an n-bit adder?
- How many shift-and-adds do we do and how do we know when to stop?

## **Sequential Binary Multiplier**

- Design a sequential multiplier that uses only one adder and a shift register
  - Assume one clock cycle to shift and one clock cycle to add
  - More efficient in hardware, less efficient in time
- Implementation Notes:
  - If current bit of multiplier is 0, then skip the adding step
  - Instead of shifting multiplicand to the left, we will shift the partial sum (and the multiplier) to the right
  - We will re-use the multiplier register for the lower half of the product
    - Treat carry, partial sum, and multiplier as one shift register {C, A, Q}

# **Sequential Binary Multiplier Operation**

A few steps of:
11010111
x 00010111



С	А	Q	Р
0	00000000	00010111	1000
	1 1 1	1 1 1	
	C	C A	C A Q

## **Binary Multiplier Specification**


#### Datapath

- (2n+1)-bit *shift register* with bits split into 1-bit C, n-bit A, and n-bit Q
- Multiplicand stored in register B, multiplier stored in Q
- An n-bit parallel adder adds the contents of B to A and outputs to  $\{C, A\}$
- A  $\lceil \log_2(n+1) \rceil$ -bit counter *P*

#### Control

- Inputs Start and Reset, outputs Ready and Done
- Status signals:
- Control signals:

# **Binary Multiplier Block Diagram**



# **Binary Multiplier (ASMD Chart)**

# **Binary Multiplier Implementation**

#### Controller Logic

```
Load_regs =
Shift_regs =
Add_regs =
Decr_P =
Ready =
Done =
```

# Binary Multiplier (SV, Datapath)

```
module datapath #(parameter WIDTH=8)
                (product, Q, P, multiplicand, multiplier, clk,
                 Load regs, Shift regs, Add regs, Decr P);
  // port definitions
   output logic [2*WIDTH-1:0] product;
   output logic [WIDTH-1:0] Q, P; // note: unnecessary bits for P
   input logic [WIDTH-1:0] multiplicand, multiplier;
   input logic clk, Load regs, Shift regs, Add regs, Decr P;
  // internal logic
   logic C;
   logic [WIDTH-1:0] A, B;
  // datapath logic
endmodule
```

# Binary Multiplier (SV, Datapath)

```
module datapath #(parameter WIDTH=8)
                 (product, Q, P, multiplicand, multiplier, clk,
                  Load regs, Shift regs, Add regs, Decr P);
   // port definitions
   // internal logic
   // datapath logic
   always ff @(posedge clk) begin
      if (Load regs) begin
         A \leftarrow 0; C \leftarrow 0; P \leftarrow WIDTH;
         B <= multiplicand;</pre>
         0 <= multiplier;</pre>
      end
      if (Add_regs) {C, A} <= A + B;
if (Shift_regs) {C, A, Q} <= {C, A, Q} >> 1;
   end // always ff
   assign product = {A, Q};
endmodule
```