

Computer organization

- Computer design an application of digital logic design procedures
- Computer = processing unit + memory system
- Processing unit = control + datapath
- Control = finite state machine
 - inputs = machine instruction, datapath conditions
 - outputs = register transfer control signals, ALU operation codes
 - instruction interpretation = instruction fetch, decode, execute
- Datapath = functional units + registers
 - I functional units = ALU, multipliers, dividers, etc.
 - registers = program counter, shifters, storage registers



Registers

- Selectively loaded EN or LD input
- Output enable OE input
- Multiple registers group 4 or 8 in parallel




OE asserted causes FF state to be connected to output pins; otherwise they are left unconnected (high impedance)


LD asserted during a lo-to-hi clock transition loads new data into FFs

CSE 370 - Spring 1999 - Computer Organization - 3




- Point-to-point connection
 - I dedicated wires
 - muxes on inputs of each register
- Common input from multiplexer
 - load enables for each register
 - control signals for multiplexer
- Common bus with output enables
 - I output enables and load enables for each register





Register files


- Collections of registers in one package
 - I two-dimensional array of FFs
 - I address used as index to a particular word
 - ${\bf I} \quad$ can have separate read and write addresses so can do both at same time
- 4 by 4 register file
 - I 16 D-FFs
 - I organized as four words of four bits each
 - write-enable (load)
 - I read-enable (output enable)



CSE 370 - Spring 1999 - Computer Organization - 5

Memories

- Larger collections of storage elements
 - I implemented not as FFs but as much more efficient latches
 - I high-density memories use 1 to 5 switches (transitors) per memory bit
- Static RAM 1024 words each 4 bits wide
 - I once written, memory holds forever (not true for denser dynamic RAM)
 - address lines to select word (10 lines for 1024 words)
 - I read enable
 - I same as output enable
 - I often called chip select
 - I permits connection of many chips into larger array
 - I write enable (same as load enable)
 - bi-directional data lines
 - I output when reading, input when writing



Instruction sequencing

- Example an instruction to add the contents of two registers (Rx and Ry) and place result in a third register (Rz)
- Step 1: get the ADD instruction from memory into an instruction register
- Step 2: decode instruction
 - I instruction in IR has the code of an ADD instruction
 - I register indices used to generate output enables for registers Rx and Ry
 - I register index used to generate load signal for register Rz
- Step 3: execute instruction
 - enable Rx and Ry output and direct to ALU
 - I setup ALU to perform ADD operation
 - I direct result to Rz so that it can be loaded into register


CSE 370 - Spring 1999 - Computer Organization - 7

Instruction types

- Data manipulation
 - add, subtract
 - I increment, decrement
 - I multiply
 - I shift, rotate
 - I immediate operands
- Data staging
 - I load/store data to/from memory
 - I register-to-register move
- Control
 - I conditional/unconditional branches in program flow
 - I subroutine call and return

Elements of the control unit (aka instruction unit)

- Standard FSM elements
 - I state register
 - I next-state logic
 - output logic (datapath/control signalling)
 - I Moore or synchronous Mealy machine to avoid loops unbroken by FF
- Plus additional "control" registers
 - instruction register (IR)
 - I program counter (PC)
- Inputs/outputs
 - I outputs control elements of data path
 - I inputs from data path used to alter flow of program (test if zero)




Data path (heirarchy)

■ Arithmetic circuits constructed in hierarchical and iterative fashion

CSE 370 - Spring 1999 - Computer Organization - 11


Data path (ALU)

- ALU block diagram
 - I input: data and operation to perform
 - I output: result of operation and status information



Data path (ALU + registers)


- Accumulator
 - special register
 - I one of the inputs to ALU
 - output of ALU stored back in accumulator
- One-address instructions
 - I operation and address of one operand
 - I other operand and destination is accumulator register
 - AC <- AC op Mem[addr]</p>
 - "single address instructions" (AC implicit operand)
- Multiple registers
 - part of instruction used to choose register operands



CSE 370 - Spring 1999 - Computer Organization - 13

Data path (bit-slice)

■ Bit-slice concept – iterate to build n-bit wide datapaths



Instruction path

- Program counter
 - I keeps track of program execution
 - address of next instruction to read from memory
 - I may have auto-increment feature or use ALU
- Instruction register
 - I current instruction
 - I includes ALU operation and address of operand
 - I also holds target of jump instruction
 - I immediate operands
- Relationship to data path
 - PC may be incremented through ALU
 - I contents of IR may also be required as input to ALU


CSE 370 - Spring 1999 - Computer Organization - 15

Data path (memory interface)

- Memory
 - I separate data and instruction memory (Harvard architecture)
 - I two address busses, two data busses
 - single combined memory (Princeton architecture)
 - I single address bus, single data bus
- Separate memory
 - ALU output goes to data memory input
 - I register input from data memory output
 - I data memory address from instruction register
 - I instruction register from instruction memory output
 - I instruction memory address from program counter
- Single memory
 - I address from PC or IR
 - I memory output to instruction and data registers
 - memory input from ALU output




- Register transfer view of Princeton architecture
 - I which register outputs are connected to which register inputs
 - I arrows represent data-flow, other are control signals from control FSM
 - I MAR may be a simple multiplexer rather than separate register





CSE 370 - Spring 1999 - Computer Organization - 17

Block diagram of processor

- Register transfer view of Harvard architecture
 - I which register outputs are connected to which register inputs
 - I arrows represent data-flow, other are control signals from control FSM







Processor instructions

■ Three principal types (16 bits in each instruction)

type	op	rs	rt	rd	funct
R(egister)	3	3	3	3	4
I(mmediate)	3	3	3	7	
J(ump)	3	13			

■ Some of the instructions

	add	0	rs	rt	rd	0	rd = rs + rt
	sub	0	rs	rt	rd	1	rd = rs - rt
R	and	0	rs	rt	rd	2	rd = rs & rt
	or	0	rs	rt	rd	3	rd = rs rt
	slt	0	rs	rt	rd	4	rd = (rs < rt)
	lw	1	rs	rt	offset		rt = mem[rs + offset]
I	SW	2	rs	rt	offset		mem[rs + offset] = rt
	beq	3	rs	rt	offset		pc = pc + offset, if (rs == rt)
	addi	4	rs	rt	offset		rt = rs + offset
- 1 I	j	5	target address				pc = target address
	halt	7					stop execution until reset


CSE 370 - Spring 1999 - Computer Organization - 21


Tracing an instruction's execution


- Instruction: r3 = r1 + r2R 0 | rs=r1 | rt=r2 | rd=r3 | funct=0
- 1. instruction fetch
 - I move instruction address from PC to memory address bus
 - assert memory read
 - I move data from memory data bus into IR
 - configure ALU to add 1 to PC
 - I configure PC to store new value from ALUout
- 2. instruction decode
 - I op-code bits of IR are input to control FSM
 - I rest of IR bits encode the operand addresses (rs and rt)
 - I these go to register file

Tracing an instruction's execution (cont'd)

- Instruction: r3 = r1 + r2R 0 | rs=r1 | rt=r2 | rd=r3 | funct=0
- 3. instruction execute
 - set up ALU inputs
 - configure ALU to perform ADD operation
 - I configure register file to store ALU result (rd)







Register-transfer-level description

- Control
 - I transfer data between registers by asserting appropriate control signals
- Register transfer notation work from register to register
 - instruction fetch:

```
\mathsf{mabus} \leftarrow \mathsf{PC}; \quad \mathsf{-move} \; \mathsf{PC} \; \mathsf{to} \; \mathsf{memory} \; \mathsf{address} \; \mathsf{bus} \; (\mathsf{PCmaEN}, \; \mathsf{ALUmaEN})
```

memory read; - assert memory read signal (mr, RegBmdEN)

IR ← memory; - load IR from memory data bus (IRId)

PC ← ALUout — load result of incrementing in ALU into PC (PCId, PCsel)

■ instruction decode:

IR to controller

values of A and B read from register file (rs, rt)

■ instruction execution:

 $\mathsf{op} \leftarrow \mathsf{add} \qquad \quad \mathsf{-send} \; \mathsf{regA} \; \mathsf{into} \; \mathsf{A} \; \mathsf{input}, \, \mathsf{regB} \; \mathsf{into} \; \mathsf{B} \; \mathsf{input}, \, \mathsf{add}$

(srcA, srcB0, scrB1, op)


 $\mathsf{rd} \leftarrow \mathsf{ALUout} \quad \mathsf{-store} \ \mathsf{result} \ \mathsf{of} \ \mathsf{add} \ \mathsf{into} \ \mathsf{destination} \ \mathsf{register}$

(regWrite, wrDataSel, wrRegSel)

CSE 370 - Spring 1999 - Computer Organization - 27


Register-transfer-level description (cont'd)

- How many states are needed to accomplish these transfers?
 - I data dependencies (where do values that are needed come from?)
 - resource conflicts (ALU, busses, etc.)
- In our case, it takes three cycles
 - I one for each step
 - I all operation within a cycle occur between rising edges of the clock
- How do we set all of the control signals to be output by the state machine?
 - I depends on the type of machine (Mealy, Moore, synchronous Mealy)



FSM controller for CPU (skeletal Moore FSM)


- First pass at deriving the state diagram (Moore machine)
 - I these will be further refined into sub-states



FSM controller for CPU (reset and inst. fetch)

- Assume Moore machine
 - I outputs associated with states rather than arcs
- Reset state and instruction fetch sequence
- On reset (go to Fetch state)
 - start fetching instructions
 - PC will set itself to zero


 $\label{eq:mabus} \begin{array}{l} \text{mabus} \leftarrow \text{PC};\\ \text{memory read};\\ \text{IR} \leftarrow \text{memory data bus};\\ \text{PC} \leftarrow \text{PC} + 1; \end{array}$



CSE 370 - Spring 1999 - Computer Organization - 31

FSM controller for CPU (decode)

- Operation decode state
 - I next state branch based on operation code in instruction
 - I read two operands out of register file
 - I what if the instruction doesn't have two operands?



FSM controller for CPU (instruction execution)

- For add instruction
 - I configure ALU and store result in register

$$rd \leftarrow A \, + \, B$$


I other instructions may require multiple cycles



CSE 370 - Spring 1999 - Computer Organization - 33

FSM controller for CPU (add instruction)

- Putting it all together and closing the loop
 - I the famous instruction fetch decode execute cycle



FSM controller for CPU

- Now we need to repeat this for all the instructions of our processor
 - I fetch and decode states stay the same
 - different execution states for each instruction
 - I some may require multiple states if available register transfer paths require sequencing of steps