FSM controller for CPU
Now we need to repeat this for all the instructions of our processor
- fetch and decode states stay the same
- different execution states for each instruction
- some may require multiple states if available register transfer paths require sequencing of steps