
Sequential logic implementation

- Sequential circuits
 - I primitive sequential elements
 - I combinational logic
- Models for representing sequential circuits
 - I finite-state machines (Moore and Mealy)
 - I representation of memory (states)
 - I changes in state (transitions)
- Basic sequential circuits
 - I shift registers
 - I counters
- Design procedure
 - I state diagrams
 - I state transition table
 - I next state functions

CSE 370 - Spring 1999 - Sequential Logic Implementation - 1


Abstraction of state elements

- Divide circuit into combinational logic and state
- Localize the feedback loops and make it easy to break cycles
- Implementation of storage elements leads to various forms of sequential logic




Forms of sequential logic

- Asynchronous sequential logic state changes occur whenever state inputs change (elements may be simple wires or delay elements)
- Synchronous sequential logic state changes occur in lock step across all storage elements (using a periodic waveform the clock)




Finite state machine representations

- States: determined by possible values in sequential storage elements
- Transitions: change of state
- Clock: controls when state can change by controlling storage elements
- Sequential logic
 - I sequences through a series of states
 - I based on sequence of values on input signals
 - I clock period defines elements of sequence



Example finite state machine diagram


■ Combination lock from introduction to course




CSE 370 - Spring 1999 - Sequential Logic Implementation - 5

Can any sequential system be represented with a state diagram?


- Shift register
 - I input value shown on transition arcs
 - I output values shown within state node





Counters are simple finite state machines


- Counters
 - I proceed through well-defined sequence of states in response to enable
- Many types of counters: binary, BCD, Gray-code
 - 3-bit up-counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, ...
 - 3-bit down-counter: 111, 110, 101, 100, 011, 010, 001, 000, 111, ...



CSE 370 - Spring 1999 - Sequential Logic Implementation - 7

How do we turn a state diagram into logic?

- Counter
 - 3 flip-flops to hold state
 - I logic to compute next state
 - I clock signal controls when flip-flop memory can change
 - I wait long enough for combinational logic to compute new value
 - I don't wait too long as that is low performance




FSM design procedure

- Start with counters
 - I simple because output is just state
 - I simple because no choice of next state based on input
- State diagram to state transition table
 - I tabular form of state diagram
 - I like a truth-table
- State encoding
 - I decide on representation of states
 - I for counters it is simple: just its value
- Implementation
 - I flip-flop for each state bit
 - I combinational logic based on encoding


CSE 370 - Spring 1999 - Sequential Logic Implementation - 9

FSM design procedure: state diagram to encoded state transition table

- Tabular form of state diagram
- Like a truth-table (specify output for all input combinations)
- Encoding of states: easy for counters just use value




cur	rent state	next st	ate
0	000	001	1
1	001	010	2
2	010	011	3
3	011	100	4
4	100	101	5
5	101	110	6
6	110	111	7
7	111	000	0



Implementation (cont'd)


- Programmable logic building block for sequential logic
 - macro-cell: FF + logic
 - I D-FF
 - I two-level logic capability like PAL (e.g., 8 product terms)



CSE 370 - Spring 1999 - Sequential Logic Implementation - 12


Another example

- Shift register
 - I input determines next state



More complex counter example

- Complex counter
 - I repeats 5 states in sequence
 - not a binary number representation
- Step 1: derive the state transition diagram
 - **■** count sequence: 000, 010, 011, 101, 110
- Step 2: derive the state transition table from the state transition diagram





		State		t Sta	:e
C	В	Α	C+	B+	<u> </u>
0	0	0	0	1	0
0	0	1	_	_	_
0	1	0	0	1	1
0	1	1	1	0	1
1	0	0	_	_	_
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	_	-	-


note the don't care conditions that arise from the unused state codes CSE 370 - Spring 1999 - Sequential Logic Implementation - 14

More complex counter example (cont'd)

■ Step 3: K-maps for next state functions







$$C+ := A$$


$$B+ := B' + A'C'$$


$$A + := BC'$$


CSE 370 - Spring 1999 - Sequential Logic Implementation - 15


Self-starting counters (cont'd)


■ Re-deriving state transition table from don't care assignment













Self-starting counters


- Start-up states
 - I at power-up, counter may be in an unused or invalid state
 - I designer must guarantee that it (eventually) enters a valid state
- Self-starting solution
 - I design counter so that invalid states eventually transition to a valid state
 - may limit exploitation of don't cares





State machine model


- Values stored in registers represent the <u>state</u> of the circuit
- Combinational logic computes:
 - I next state
 - I function of current state and inputs
 - outputs
 - I function of current state and inputs (Mealy machine)
 - I function of current state only (Moore machine)












Synthesizing the ant brain circuit

- Encode states using a set of state variables
 - I arbitrary choice may affect cost, speed
- Use transition truth table
 - I define next state function for each state variable
 - I define output function for each output
- Implement next state and output functions using combinational logic
 - 2-level logic (ROM/PLA/PAL)
 - I multi-level logic
 - I next state and output functions can be optimized together

CSE 370 - Spring 1999 - Sequential Logic Implementation - 23

Transition truth table



Synthesis

■ 5 states : at least 3 state variables required (X, Y, Z)

■ state assignment (in this case, arbitrarily chosen)

■ A - 010

B - 011

C - 100

state	L R	next state	0	utpu	ıts	it now remains
X,Y,Z		X', Y', Z'	F	TR	TL •	to synthesize
000	0 0	000	1	0	0	these 6 functions
000	0 1	001	1	0	0	
010	0 0	011	1	0	1	
010	0 1	010	1	0	1	
010	1 0	001	1	0	1	
010	1 1	001	1	0	1	
011	0 0	100	1	1	0	
0 1 1	0 1	010	1	1	0	


Synthesis of next state and output functions

CSE 370 - Spring 1999 - Sequential Logic Implementation - 25

x,y,z L R 0 0 0 0 0 0 0 0 - 1 0 0 0 1 - 0 0 1 - 1 0 0 1 - 1 0 0 1 1 - 0 1 0 0 0 1 0 0 1 0 1 - 0 1 0 1 - 0 1 1 - 0 1 1 - 0 1 1 - 0 1 1 - 0 1 1 - 1	next state X+,Y+,Z+ 0 0 0 0 0 0 1 0 0 1 0 1 1 0 1 0 0 1 0 0 1 1 0 1 0 0 1 1 1 0 0 0 1 1 0 0 0 1	F TR TL 1 0 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 0 1 1 0	e.g. TR = X + Y Z X ⁺ = X R' + Y Z R' = R' TR
· ·			

Circuit implementation


■ Outputs are a function of the current state only - Moore machine



CSE 370 - Spring 1999 - Sequential Logic Implementation - 27

Don't cares in FSM synthesis

- What happens to the "unused" states (101, 110, 111)?
- They were exploited as don't cares to minimize the logic
 - I if the states can't happen, then we don't care what the functions do
 - if states do happen, we may be in trouble




State minimization

- Fewer states may mean fewer state variables
- High-level synthesis may generate many redundant states
- Two state are equivalent if they are impossible to distinguish from the outputs of the FSM, i. e., for any input sequence the outputs are the same
- Two conditions for two states to be equivalent:
 - 1) output must be the same in both states
 - 1 2) must transition to equivalent states for all input combinations

CSE 370 - Spring 1999 - Sequential Logic Implementation - 29


Ant brain revisited

■ Any equivalent states?



New improved brain

- Merge equivalent B and C states
- Behavior is exactly the same as the 5-state brain
- We now need only 2 state variables rather than 3



New brain implementation


	state	inputs	next s	tate outputs	
	X,Y	LR	X',Y'	F TRTL	$X + \underbrace{X}_{X \to X} Y + \underbrace{X}_{X \to X}$
_	0 0	0 0	0 0	1 0 0	
	0 0	- 1	0 1	1 0 0	0 1 1 1 1 0 R 1 0 0 0 1 R
	0 0	1 -	0 1	1 0 0	
	0 1	0 0	1 1	0 0 1	Y
	0 1	- 1	10	0 0 1	T T
	0 1	1 -	1 0	0 0 1	
	1 0	0 0	1 1	1 0 1	FX TRX TLX
	1 0	0 1	1 0	1 0 1	
	1 0	1 -	0 1	1 0 1	
	1 1	- 0	0 0	1 1 0	
	1 1	- 1	1 0	1 1 0	
		ı			Y Y Y

CSE 370 - Spring 1999 - Sequential Logic Implementation - 32

R

Mealy vs. Moore machines


- Moore: outputs depend on current state only
- Mealy: outputs may depend on current state and current inputs
- Our ant brain is a Moore machine
 - output does not react immediately to input change
- We could have specified a Mealy FSM
 - I outputs have immediate reaction to inputs
 - I as inputs change, so does next state, doesn't commit until clocking event



CSE 370 - Spring 1999 - Sequential Logic Implementation - 33


Specifying outputs for a Moore machine

- Output is only function of state
 - I specify in state bubble in state diagram
 - example: sequence detector for 01 or 10



Specifying outputs for a Mealy machine

- Output is function of state and inputs
 - I specify output on transition arc between states
 - I example: sequence detector for 01 or 10




		current	next	
reset	input	state	state	output
1	_	=	Α	0
0	0	Α	В	0
0	1	Α	C	0
0	0	В	В	0
0	1	В	c	1
0	0	С	В	1
0	1	С	c	0

CSE 370 - Spring 1999 - Sequential Logic Implementation - 35

Comparison of Mealy and Moore machines

- Mealy machines tend to have less states
 - different outputs on arcs (n^2) rather than states (n)
- Moore machines are safer to use
 - I outputs change at clock edge (always one cycle later)
 - in Mealy machines, input change can cause output change as soon as logic is done – a big problem when two machines are interconnected – asynchronous feedback
- Mealy machines react faster to inputs
 - react in same cycle don't need to wait for clock
 - I in Moore machines, more logic may be necessary to decode state into outputs more gate delays after





Mealy and Moore examples Recognize A,B = 0,1 Mealy or Moore?

CSE 370 - Spring 1999 - Sequential Logic Implementation - 37

Mealy and Moore examples (cont'd)


- Recognize A,B = 1,0 then 0,1
 - Mealy or Moore?





Registered Mealy machine (really Moore)


- Synchronous (or registered) Mealy machine
 - I registered state AND outputs
 - avoids 'glitchy' outputs
 - I easy to implement in PLDs
- Moore machine with no output decoding
 - I outputs computed on transition to next state rather than after entering
 - I view outputs as expanded state vector



CSE 370 - Spring 1999 - Sequential Logic Implementation - 39


Example: vending machine

- Release item after 15 cents are deposited
- Single coin slot for dimes, nickels
- No change



Example: vending machine (cont'd)


- Suitable abstract representation
 - I tabulate typical input sequences:
 - I 3 nickels
 - □ nickel, dime
 - I dime, nickel
 - I two dimes
 - I draw state diagram:
 - I inputs: N, D, reset
 - I output: open chute
 - I assumptions:
 - I assume N and D asserted for one cycle
 - l each state has a self loop for N = D = 0 (no coin)



CSE 370 - Spring 1999 - Sequential Logic Implementation - 41

Example: vending machine (cont'd)

■ Minimize number of states - reuse states whenever possible



Example: vending machine (cont'd)


■ Uniquely encode states


present state			next state	
Q1 Q0	<u>D</u>	N	D1 D0	open
0 0	0	0	0 0	0
	0	1	0 1	0
	1	0	1 0	0
	1	1		
0 1	0	0	0 1	0
	0	1	1 0	0
	1	0	1 1	0
	1	1		_
1 0	0	0	1 0	0
	0	1	1 1	0
	1	0	1 1	0
	1	1	l – –	_
1 1	_	_	1 1	1

CSE 370 - Spring 1999 - Sequential Logic Implementation - 43



■ Mapping to logic





$$D1 = Q1 + D + Q0 N$$

$$D0 = Q0' N + Q0 N' + Q1 N + Q1 D$$

Example: vending machine (cont'd)

■ One-hot encoding

pre	esen	t st	ate	inp	uts	nex	ct st	ate	outpu	it
Q3	Q2	Q1	Q0	D	N	D3	D2	D1	D0	open
0	0	0	1	0	0	0	0	0	1	0
				0	1	0	0	1	0	0
				1	0	0	1	0	0	0
				1	1	-	-	-	-	-
0	0	1	0	0	0	0	0	1	0	0
				0	1	0	1	0	0	0
				1	0	1	0	0	0	0
				1	1	-	-	-	-	-
0	1	0	0	0	0	0	1	0	0	0
				0	1	1	0	0	0	0
				1	0	1	0	0	0	0
				1	1	-	-	-	-	-
1	0	0	0	-	-	1	0	0	0	1

$$D0 = Q0 D' N'$$

$$D1 = Q0 N + Q1 D' N'$$

$$D2 = Q0 D + Q1 N + Q2 D' N'$$

$$D3 = Q1 D + Q2 D + Q2 N + Q3$$

$$OPEN = Q3$$

CSE 370 - Spring 1999 - Sequential Logic Implementation - 45


Equivalent Mealy and Moore state diagrams

- Moore machine
 - I outputs associated with state

N'D' + Reset N' D' [0] N↓ N' D'10¢ [0] N' D'N+D Reset' [1]

Mealy machine

outputs associated with



Example: traffic light controller

- A busy highway is intersected by a little used farmroad
- Detectors C sense the presence of cars waiting on the farmroad
 - with no car on farmroad, light remain green in highway direction
 - I if vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green
 - I these stay green only as long as a farmroad car is detected but never longer than a set interval
 - when these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green
 - even if farmroad vehicles are waiting, highway gets at least a set interval as green
- Assume you have an interval timer that generates:
 - a short time pulse (TS) and
 - a long time pulse (TL),
 - in response to a set (ST) signal.
 - TS is to be used for timing yellow lights and TL for green lights

CSE 370 - Spring 1999 - Sequential Logic Implementation - 47

Example: traffic light controller (cont') I Highway/farm road intersection farm road car sensors highway CSE 370 - Spring 1999 - Sequential Logic Implementation - 48

Example: traffic light controller (cont')

■ Tabulation of inputs and outputs

 inputs
 description

 reset
 place FSM in initial state
 HG, HY, HR
 assert green/yellow/red highway lights

 C
 detect vehicle on the farm road
 FG, FY, FR
 assert green/yellow/red highway lights

 TS
 short time interval expired
 ST
 assert green/yellow/red highway lights

 TL
 long time interval expired

■ Tabulation of unique states – some light configurations imply others


state
S0description
highway green (farm road red)S1highway yellow (farm road red)S2farm road green (highway red)S3farm road yellow (highway red)

CSE 370 - Spring 1999 - Sequential Logic Implementation - 49

Example: traffic light controller (cont')

■ State diagram

S0: HG S1: HY S2: FG S3: FY



Example: traffic light controller (cont')

- Generate state table with symbolic states
- Consider state assignments

output encoding – similar problem to state assignment (Green = 00, Yellow = 01, Red = 10)


Inpu	uts		Present State	Next State	Out	puts	
C .	TL	TS			ST	H	F
0	_	_	HG	HG	0	Green	Red
_	0	_	HG	HG	0	Green	Red
1	1	_	HG	HY	1	Green	Red
_	_	0	HY	HY	0	Yellow	Red
_	_	1	HY	FG	1	Yellow	Red
1	0	_	FG	FG	0	Red	Green
0	_	_	FG	FY	1	Red	Green
_	1	_	FG	FY	1	Red	Green
_	_	0	FY	FY	0	Red	Yellow
_	_	1	FY	HG	1	Red	Yellow
			I	I			

CSE 370 - Spring 1999 - Sequential Logic Implementation - 51

Logic for different state assignments


```
■ SA1
                   NS1 = C \cdot TL' \cdot PS1 \cdot PS0 + TS \cdot PS1' \cdot PS0 + TS \cdot PS1 \cdot PS0' + C' \cdot PS1 \cdot PS0 + TL \cdot PS1 \cdot PS0
                   NSO = C \cdot TL \cdot PS1' \cdot PS0' + C \cdot TL' \cdot PS1 \cdot PS0 + PS1' \cdot PS0
                   \mathsf{ST} = \mathsf{C} \bullet \mathsf{TL} \bullet \mathsf{PS1}' \bullet \mathsf{PS0}' + \mathsf{TS} \bullet \mathsf{PS1}' \bullet \mathsf{PS0} + \mathsf{TS} \bullet \mathsf{PS1} \bullet \mathsf{PS0}' + \mathsf{C}' \bullet \mathsf{PS1} \bullet \mathsf{PS0} + \mathsf{TL} \bullet \mathsf{PS1} \bullet \mathsf{PS0}
                                                                                               H0 = PS1'•PS0
                   H1 = PS1
                   F1 = PS1'
                                                                                                F0 = PS1•PS0'
    SA2
                   NS1 = C \bullet TL \bullet PS1' + TS' \bullet PS1 + C' \bullet PS1' \bullet PS0
                   NS0 = TS \cdot PS1 \cdot PS0' + PS1' \cdot PS0 + TS' \cdot PS1 \cdot PS0
                   ST = C \cdot TL \cdot PS1' + C' \cdot PS1' \cdot PS0 + TS \cdot PS1
                   H1 = PS0
                                                                                                H0 = PS1•PS0'
                   F1 = PS0'
                                                                                               F0 = PS1•PS0
■ SA3
                   NS3 = C' \cdot PS2 + TL \cdot PS2 + TS' \cdot PS3
                                                                                                NS2 = TS \cdot PS1 + C \cdot TL' \cdot PS2
                   NS1 = C \cdot TL \cdot PS0 + TS' \cdot PS1
                                                                                                NS0 = C' \cdot PS0 + TL' \cdot PS0 + TS \cdot PS3
                   ST = C \cdot TL \cdot PS0 + TS \cdot PS1 + C' \cdot PS2 + TL \cdot PS2 + TS \cdot PS3
                   H1 = PS3 + PS2
                                                                                                H0 = PS1
                   F1 = PS1 + PS0
                                                                                                F0 = PS3
```

Vending machine example (PLD mapping)



Vending machine (cont'd)

- OPEN = Q1Q0 creates a combinational delay after Q1 and Q0 change
- This can be corrected by retiming, i.e., move flip-flops and logic through each other to improve delay
- OPEN= reset'(Q1 + D + Q0N)(Q0'N + Q0N' + Q1N + Q1D) = reset'(Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D)
- Implementation now looks like a synchronous Mealy machine
 - I it is common for programmable devices to have FF at end of logic



Vending machine (retimed PLD mapping)

CSE 370 - Spring 1999 - Sequential Logic Implementation - 55

Finite state machine optimization

- State minimization
 - I fewer states require fewer state bits
 - I fewer bits require fewer logic equations
- Encodings: state, inputs, outputs
 - I state encoding with fewer bits has fewer equations to implement
 - I however, each may be more complex
 - I state encoding with more bits (e.g., one-hot) has simpler equations
 - I complexity directly related to complexity of state diagram
 - I input/output encoding may or may not be under designer control

Algorithmic approach to state minimization


- Goal identify and combine states that have equivalent behavior
- Equivalent states:
 - I same output
 - I for all input combinations, states transition to same or equivalent states
- Algorithm sketch
 - I 1. place all states in one set
 - 2. initially partition set based on output behavior
 - 1 3. successively partition resulting subsets based on next state transitions
 - 4. repeat (3) until no further partitioning is required
 - I states left in the same set are equivalent
 - I polynomial time procedure

CSE 370 - Spring 1999 - Sequential Logic Implementation - 57

State minimization example

■ Sequence detector for 010 or 110

Input Sequence	Present State		kt State X=1	X=0	utput X=1
Reset 0 1 00 01 10	\$0 \$1 \$2 \$3 \$4 \$5 \$6	S1 S3 S5 S0 S0 S0 S0	S2 S4 S6 S0 S0 S0 S0	0 0 0 0 1	0 0 0 0



Method of successive partitions

Input Sequence	Present State		xt State X=1	X=0	utput X=1
Reset 0 1 00 01 10 11	\$0 \$1 \$2 \$3 \$4 \$5 \$6	S1 S3 S5 S0 S0 S0 S0	S2 S4 S6 S0 S0 S0 S0	0 0 0 0 1 0 1	0 0 0 0 0

(S0 S1 S2 S3 S4 S5 S6)

S1 is equivalent to S2

(S0 S1 S2 S3 S5) (S4 S6)

S3 is equivalent to S5

(S0 S3 S5) (S1 S2) (S4 S6)

S4 is equivalent to S6


(S0) (S3 S5) (S1 S2) (S4 S6)

CSE 370 - Spring 1999 - Sequential Logic Implementation - 59

Minimized FSM


■ State minimized sequence detector for 010 or 110

Input	Nex	t State	Output		
Sequence	Present State	X=0	X=1	X=0	X=1
Reset	S0	S1'	S1 '	o	0
0 + 1	S1'	S3'	S4'	0	0
ΧO	S3'	S0	S0	0	0
X1	S4'	S0	S0	1	0



More complex state minimization

■ Multiple input example




inputs here					
present state	00	01	ct stat	11	output
S0	S0	S1	S2	S3	1
S1	S0	S3	S1	S4	0
S2	S1	S3	S2	S4	1
S3	S1	S0	S4	S5	0
S4	S0	S1	S2	S5	1
S5	S1	S4	S0	S5	0

symbolic state transition table

CSE 370 - Spring 1999 - Sequential Logic Implementation - 61

Minimized FSM

- Implication chart method
 - I cross out incompatible states based on outputs
 - I then cross out more cells if indexed chart entries are already crossed out



resent	next state				output
state	00	01	10	11	
S0'	S0'	S1	S2	S3'	1
S1	S0'	S3'	S1	S3'	0
S2	S1	S3'	S2	S0'	1
S3'	S1	S0'	S0'	S3'	0

minimized state table (S0==S4) (S3==S5)

Minimizing incompletely specified FSMs

- Equivalence of states is transitive when machine is fully specified
- But its not transitive when don't cares are present


e.g.,	state	output	
	S0	- 0	S1 is compatible with both S0 and S2
	S1	1 -	but S0 and S2 are incompatible
	S2	- 1	·

No polynomial time algorithm exists for determining best grouping of states into equivalent sets that will yield the smallest number of final states

CSE 370 - Spring 1999 - Sequential Logic Implementation - 63

Minimizing states may not yield best circuit

■ Example: edge detector - outputs 1 when last two input changes from 0 to 1




Χ	Q_1	Q_0	Q_1^+	Q_0^+
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
_	1	1	0	0

$$Q_1^+ = X (Q_1 xor Q_0)$$

$$Q_0^+ = X Q_1 Q_0$$

Another implementation of edge detector

■ "Ad hoc" solution - not minimal but cheap and fast



CSE 370 - Spring 1999 - Sequential Logic Implementation - 65

State assignment

- Choose bit vectors to assign to each "symbolic" state
 - with n state bits for m states there are $2^n! / (2^n m)!$ [log n <= m <= 2^n]
 - 2ⁿ codes possible for 1st state, 2ⁿ-1 for 2nd, 2ⁿ-2 for 3rd, ...
 - I huge number even for small values of n and m
 - I intractable for state machines of any size
 - I heuristics are necessary for practical solutions
 - I optimize some metric for the combinational logic
 - I size (amount of logic and number of FFs)
 - I speed (depth of logic and fanout)
 - I dependencies (decomposition)

State assignment strategies

- Possible strategies
 - sequential just number states as they appear in the state table
 - random pick random codes
 - one-hot use as many state bits as there are states (bit=1 -> state)
 - output use outputs to help encode states
 - heuristic rules of thumb that seem to work in most cases
- No guarantee of optimality another intractable problem

CSE 370 - Spring 1999 - Sequential Logic Implementation - 67

One-hot state assignment

- Simple
 - I easy to encode
 - I easy to debug
- Small logic functions
 - I each state function requires only predecessor state bits as input
- Good for programmable devices
 - I lots of flip-flops readily available
 - I simple functions with small support (signals its dependent upon)
- Impractical for large machines
 - I too many states require too many flip-flops
 - I decompose FSMs into smaller pieces that can be one-hot encoded
- Many slight variations to one-hot
 - I one-hot + all-0

Heuristics for state assignment

- Adjacent codes to states that share a common next state
 - group 1's in next state map



- Adjacent codes to states that share a common ancestor state
 - group 1's in next state map



- Adjacent codes to states that have a common output behavior
 - group 1's in output map





CSE 370 - Spring 1999 - Sequential Logic Implementation - 69

General approach to heuristic state assignment

- All current methods are variants of this
 - 1) determine which states "attract" each other (weighted pairs)
 - 1 2) generate constraints on codes (which should be in same cube)
 - 3) place codes on Boolean cube so as to maximize constraints satisfied (weighted sum)
- Different weights make sense depending on whether we are optimizing for two-level or multi-level forms
- Can't consider all possible embeddings of state clusters in Boolean cube
 - I heuristics for ordering embedding
 - I to prune search for best embedding
 - I expand cube (more state bits) to satisfy more constraints

Output-based encoding

- Reuse outputs as state bits use outputs to help distinguish states
 - I why create new functions for state bits when output can serve as well
 - I fits in nicely with synchronous Mealy implementations

Inputs F			Present State	Next State	Outputs		
C	TL	TS			ST	Н	F
0	_	1	HG	HG	0	00	10
_	0	-	HG	HG	0	00	10
1	1	-	HG	HY	1	00	10
_	_	0	HY	HY	0	01	10
_	_	1	HY	FG	1	01	10
1	0	-	FG	FG	0	10	00
0	_	-	FG	FY	1	10	00
_	1	-	FG	FY	1	10	00
_	_	0	FY	FY	0	10	01
-	_	1	FY	HG	1	10	01

HG = ST' H1' H0' F1 F0' + ST H1 H0' F1' F0 HY = ST H1' H0' F1 F0' + ST' H1' H0 F1 F0' FG = ST H1' H0 F1 F0' + ST' H1 H0' F1' F0' HY = ST H1 H0' F1' F0' + ST' H1 H0' F1' F0 Output patterns are unique to states, we do not need ANY state bits – implement 5 functions (one for each output) instead of 7 (outputs plus 2 state bits)

CSE 370 - Spring 1999 - Sequential Logic Implementation - 71

Current state assignment approaches

- For tight encodings using close to the minimum number of state bits
 - best of 10 random seems to be adequate (averages as well as heuristics)
 - I heuristic approaches are not even close to optimality
 - I used in custom chip design
- One-hot encoding
 - easy for small state machines
 - I generates small equations with easy to estimate complexity
 - I common in FPGAs and other programmable logic
- Output-based encoding
 - ad hoc no tools
 - I most common approach taken by human designers
 - I yields very small circuits for most FSMs

Sequential logic implementation summary

- Models for representing sequential circuits
 - I abstraction of sequential elements
 - I finite state machines and their state diagrams
 - I inputs/outputs
 - Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
 - I deriving state diagram
 - I deriving state transition table
 - I determining next state and output functions
 - I implementing combinational logic
- Implementation of sequential logic
 - I state minimization
 - I state assignment
 - I support in programmable logic devices