D flip-flop
Edge-triggering solves the 1s-catching problem
- Make R and S complements of each other
- Master stage can't just hold previous value (must have a new input every clock period)
- D’s value just before clock goes low is stored in the flip-flop
- Negative-edge triggered D flip-flop