FSM implementation
We can map our FSMs to programmable logic devices
Macro-cell = DFF + two-level logic
Other mapping options: Gate arrays, semicustom ICs, etc.
Previous slide
Next slide
Back to first slide
View graphic version