Handling asynchronous inputs (cont'd)
In is asynchronous and fans out to D0 and D1 one FF catches the signal, one does not
inconsistent state may be reached!
In
Q0
Q1
Clk
What can go wrong?
input changes too close to clock edge (violating setup time constraint)
Previous slide
Next slide
Back to first slide
View graphic version