Basic memory element: D flip-flop

• Edge-triggered D flip-flop

  • input is sampled on rising edge of clock
  • output changes only when input is sampled

There is a timing "window" around  the clock edge during which the  input must remain stable

clock

input

D

Q

output

input

output

clock

Previous slide

Next slide

Back to first slide

View graphic version