Mux implementation using logic gates

2:1 mux

4:1 mux

Previous slide

Next slide

Back to first slide

View graphic version