Cascading edge-triggered flip-flops (cont’d)
assumes infinitely fast distribution of the clock
Why this works
- propagation delays exceed hold times
- clock width constraint exceeds setup time
- this guarantees following stage will latch current value before it changes to new value