PPT Slide
7 – Sequential Logic Examples
© 1996 Gaetano Borriello
Data-path implementation for combination lock
Multiplexer
easy to implement in one PLD block per bit
one more block needed for equal AND gate
40
Previous slide
Next slide
Back to first slide
View graphic version