Can any sequential system be represented with a state diagram?
6 – Sequential Logic Implementation
© 1996 Gaetano Borriello
6
Shift register
input value shown on transition arcs
output values shown within state bubble (or node)
Previous slide
Next slide
Back to first slide
View graphic version