1s complement (cont'd)

4 – Combinational Logic Design Examples

© 1996 Gaetano Borriello

• Subtraction implemented by 1s complement and then addition

• Two representations of 0

  • causes some complexities in addition

• High-order bit can act as sign bit

21

0 100 = + 41 011 = – 4

Previous slide

Next slide

Back to first slide

View graphic version