PPT Slide
Which is the best realization? (cont'd)
Reduce number of levels of gates
- fewer level of gates implies reduced signal propagation delays
- minimum delay configuration typically requires more gates
- wider, less deep circuits
How do we explore tradeoffs between increased circuit delay and size?
- automated tools to generate different solutions
- logic minimization: reduce number of gates and complexity
- logic optimization: reduction while trading off against delay