Example: Design a 3-bit up counter (con’t)
4. Implement the design
3 flip-flops hold state
Minimized logic computes next state
Counter is synchronously clocked
Previous slide
Back to first slide
View graphic version