Week7, Lecture1: Sequential

Click here to start

Table of Contents

Overview  
D flip-flop implementation 
Edge-triggered D flip-flops: A timing diagram
D flip-flop timing: A generic example 
Latches versus flip-flops 
Latches versus flip-flops (con’t) 
Clocking and timing: System considerations
Author: Chris Diorio 

Email: cse-webmaster@cs.washington.edu 

Home Page: http://www.cs.washington.edu/education/courses/370/CurrentQtr