1s catching in a master-slave flip-flop

• 0-1-0 glitch on either R or S while clock is high will be "caught" by master stage

  • Logic must be free of static-0-hazards

Previous slide

Next slide

Back to first slide

View graphic version