Clocking an R-S latch

• Latch is transparent when clock (enable') is high

  • R' and S' must be stable when clock is high
  • R' and S' can change when clock is low

?

Previous slide

Next slide

Back to first slide

View graphic version