Real-life state diagram for R-S latch
The 1–1 state is transitory
Either R or S “gets ahead”
Latch can settle to either 0–1 or 1–0 state
Race condition ? non-deterministic transition
Previous slide
Next slide
Back to first slide
View graphic version