













Structural mod	lel	
input output		
inverter and_gate and_gate	<pre>invA (abar, a); invB (bbar, b); and1 (t1, a, bbar); and2 (t2, b, abar); or1 (out, t1, t2);</pre>	
endmodule		
Autumn 2010	CSE370 - IX - Hardware Description Languages	8



Simple behavioral model	
 always block module xor_gate (out, a, b input a, b; output out; reg out;));
always @(a or b) begin #6 out = a ^ b; end endmodule	specifies when block is executed ie. triggered by which signals NOTE: this "or" is not a Boolean OR, it just says: re-evaluate this expression whever a or b change
Autumn 2010 CSE370 - IX - Hardware De	escription Languages 10













Verilog Operator	Name	Functional Group	>=	greater than greater than or equal to	Relational Relational
0	bit-select or part-select		< <=	less than less than or equal to	Relational Relational
()	parenthesis		==	logical equality logical inequality	Equality Equality
! ~ 	logical negation negation reduction AND reduction OR	Logical Bit-wise Reduction Reduction		case equality case inequality	Equality Equality Equality
~& ~	reduction NAND reduction NOR	Reduction Reduction	&	bit-wise AND	Bit-wise
^ ` ~^ or ^~	reduction XOR reduction XNOR	Reduction Reduction	^ ^~ or ~^	bit-wise XOR bit-wise XNOR	Bit-wise Bit-wise
+	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic	1	bit-wise OR	Bit-wise
{}	concatenation	Concatenation	&&	logical AND	Logical
{{ }}	replication	Replication	11	logical OR	Logical
* / %	multiply divide modulus	Arithmetic Arithmetic Arithmetic	?:	conditional	Conditional
+ -	binary plus binary minus	Arithmetic Arithmetic	Similar	to C operators	
~~	shift left shift right	Shift Shift			























```
Functions
   Use functions for complex combinational logic
 module and_gate (out, in1, in2);
                   in1, in2;
    input
    output
                    out;
    assign out = myfunction(in1, in2);
    function myfunction;
     input in1, in2;
                                          Benefit:
     begin
                                          Compiler will fail if function
       myfunction = in1 & in2;
     end
                                          does not generate a result
    endfunction
 endmodule
Autumn 2010
                    CSE370 - IX - Hardware Description Languages
                                                                   29
```





