

## Specifying digital circuits


- Schematics (what we've done so far)
  - Structural description
  - Describe circuit as interconnected elements
    - Build complex circuits using hierarchy
    - Large circuits are unreadable
- Hardware description languages (HDLs)
  - Structural and behavioral descriptions
    - **Not** programming languages
    - They are **parallel languages tailored to digital design**
  - Synthesize code to produce a circuit from descriptions
    - Easier to modify designs
    - Details of realization take care of by compiler

## Hardware description languages

- Describe hardware at varying levels of abstraction
- Structural description
  - textual replacement for schematic
  - hierarchical composition of modules from primitives
- Behavioral/functional description
  - describe what module does, not how
  - synthesis generates circuit for module
- Simulation semantics

## Specifying circuits in Verilog

- There are three major styles
  - Instances 'n wires
  - Continuous assignments
  - "always" blocks



"Structural"

```

wire E;
and g1(E,A,B);
not g2(Y,C);
or g3(X,E,Y);
    
```


"Behavioral"

```

wire E;
assign E = A & B;
assign Y = ~C;
assign X = E | Y;
    
```

## Modules are circuit components

- Module has ports
  - External connections
  - A, B, C, X, Y in this example
- Port types
  - input (A, B, C)
  - output (X, Y)
  - inout (tri-state) – more later
- Use assign statements for Boolean expressions
  - and  $\Leftrightarrow$  &
  - or  $\Leftrightarrow$  |
  - not  $\Leftrightarrow$  ~



```

// previous example as a
// Boolean expression
module smpl2 (X,Y,A,B,C);
    input A,B,C;
    output X,Y;
    assign X = (A&B) | ~C;
    assign Y = ~C;
endmodule
    
```

## Example: A comparator



## Sequential **assign**s don't make any sense

```
assign A = X | (Y & ~Z);
```

```
assign B = W | A;
```

```
assign A = Y & Z;
```


“Reusing” a variable on the LHS in multiple assign statements is not allowed – they execute in parallel – indeterminate result

## Implementation Technologies


- Standard gates (pretty much done)
  - gate packages
  - cell libraries
- Regular logic (we've been here)
  - multiplexers
  - decoders
- Two-level programmable logic (we are now here)
  - PALs, PLAs, PLDs
  - ROMs
  - FPGAs

## ROM structure

- Direct implementation of a truth table



## ROM structure



Spring 2010

CSE370 - IX - Programmable Logic

13

## ROMs and combinational logic

- Combinational logic implementation (two-level canonical form) using a ROM
- Does not take advantage of logic minimization

$$F_0 = A' B' C + A B' C' + A B' C$$


$$F_1 = A' B' C + A' B C' + A B C$$

$$F_2 = A' B' C' + A' B' C + A B' C'$$

$$F_3 = A' B C + A B' C' + A B C'$$

A	B	C	F0	F1	F2	F3
0	0	0	0	0	1	0
0	0	1	1	1	1	0
0	1	0	0	1	0	0
0	1	1	0	0	0	1
1	0	0	1	0	1	1
1	0	1	1	0	0	0
1	1	0	0	0	0	1
1	1	1	0	1	0	0

truth table



block diagram

Spring 2010

CSE370 - IX - Programmable Logic

14

## ROMs and combinational logic

- Combinational logic implementation (two-level canonical form) using a ROM
- Does not take advantage of logic minimization

$$F0 = A' B' C + A' B' C' + A B' C$$


$$F1 = A' B' C + A' B C' + A B C$$

$$F2 = A' B' C' + A' B' C + A B' C'$$

$$F3 = A' B C + A B' C' + A B C'$$

A	B	C	F0	F1	F2	F3
0	0	0	0	0	1	0
0	0	1	1	1	1	0
0	1	0	0	1	0	0
0	1	1	0	0	0	1
1	0	0	1	0	1	1
1	0	1	1	0	0	0
1	1	0	0	0	0	1
1	1	1	0	1	0	0

truth table




block diagram

## ROMs and combinational logic

- ROM implementation of a truth table

A	B	C	F0	F1	F2	F3
0	0	0	0	0	1	0
0	0	1	1	1	1	0
0	1	0	0	1	0	0
0	1	1	0	0	0	1
1	0	0	1	0	1	1
1	0	1	1	0	0	0
1	1	0	0	0	0	1
1	1	1	0	1	0	0

truth table




## Another ROM Example

- Multiple functions of A, B, C


- $F1 = A B C$
- $F2 = A + B + C$
- $F3 = A' B' C'$
- $F4 = A' + B' + C'$
- $F5 = A \text{ xor } B \text{ xor } C$
- $F6 = A \text{ xnor } B \text{ xnor } C$

A	B	C	F1	F2	F3	F4	F5	F6
0	0	0	0	0	1	1	0	0
0	0	1	0	1	0	1	1	1
0	1	0	0	1	0	1	1	1
0	1	1	0	1	0	1	0	0
1	0	0	0	1	0	1	1	1
1	0	1	0	1	0	1	0	0
1	1	0	0	1	0	1	0	0
1	1	1	1	1	0	0	1	1



## Programmable Logic Arrays (PLA)

- PLA is a ROM that cheats (Ted Kehl)
- Key idea: Why generate all minterms if you don't need them?
  - Use logic optimization to reduce # of terms
  - Share terms across outputs
- "Program" the AND array just like we programmed the OR array



## Enabling concept

- Shared product terms among outputs

example:


$$\begin{aligned} F0 &= A + B' C' \\ F1 &= A C' + A B \\ F2 &= B' C' + A B \\ F3 &= B' C + A \end{aligned}$$

- We only need the terms: A, B'C', AC', AB, B'C

## PLA Structure

AND array – connections are **programmed**  
Generate only terms that are needed

OR array – connections are **programmed**  
Connect term to OR gates



$$\begin{aligned} F0 &= A + B' C' \\ F1 &= A C' + A B \\ F2 &= B' C' + A B \\ F3 &= B' C + A \end{aligned}$$



## PLA Truth Table (Personality Matrix)

- Shared product terms among outputs

example:

$$\begin{aligned} F0 &= A + B' C' \\ F1 &= A C' + A B \\ F2 &= B' C' + A B \\ F3 &= B' C + A \end{aligned}$$

personality matrix

product term	inputs			outputs			
	A	B	C	F0	F1	F2	F3
AB	1	1	-	0	1	1	0
B'C	-	0	1	0	0	0	1
AC'	1	-	0	0	1	0	0
B'C'	-	0	0	1	0	1	0
A	1	-	-	1	0	0	1

input side:

1 = uncomplemented in term  
0 = complemented in term  
- = does not participate


output side:

1 = term connected to output  
0 = no connection to output

reuse of terms

## PALs

- Programmable array logic (PAL)
  - Innovation by Monolithic Memories
  - Programmable AND array
    - faster and smaller OR plane
  - No sharing of terms
  - Limited number of terms per function



## PALs and PLAs: design example

### ■ BCD to Gray code converter

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	1	1	0
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	0	0	1
1	0	0	1	1	0	0	0
1	0	1	-	-	-	-	-
1	1	-	-	-	-	-	-

minimized functions:

$$W = A + BD + BC$$


$$X = BC'$$

$$Y = B + C$$

$$Z = A'B'C'D + BCD + AD' + B'CD'$$

## PALs and PLAs: design example (cont'd)

### ■ Code converter: programmed PLA



minimized functions:

$$W = A + BD + BC$$

$$X = BC'$$

$$Y = B + C$$

$$Z = A'B'C'D + BCD + AD' + B'CD'$$


not a particularly good candidate for PLA implementation since no terms are shared among outputs

however, much more compact and regular implementation when compared with discrete AND and OR gates

## PALs and PLAs: design example (cont'd)


- Code converter: programmed PAL

4 product terms  
per each OR gate



## PALs and PLAs: design example (cont'd)

- Code converter: NAND gate implementation
  - loss of regularity, harder to understand
  - harder to make changes



## PALs and PLAs: another design example

### ■ Magnitude comparator

A	B	C	D	EQ	NE	LT	GT
0	0	0	0	1	0	0	0
0	0	0	1	0	1	1	0
0	0	1	0	0	1	1	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	0	1
0	1	0	1	1	0	0	0
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	0
1	0	0	0	0	1	0	1
1	0	0	1	0	1	0	1
1	0	1	0	1	0	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	1	0	1
1	1	0	1	0	1	0	1
1	1	1	0	0	1	0	1
1	1	1	1	1	0	0	0


minimized functions:

$$EQ = A'B'C'D' + A'BC'D + ABCD + AB'CD'$$

$$LT = A'C + A'B'D + B'CD$$

$$NE = AC' + A'C + B'D + BD'$$

$$GT = AC' + ABC + BC'D'$$



## Activity

### ■ Map the following functions to the PLA below:


$W = AB + A'C' + BC'$

$X = ABC + AB' + A'B$

$Y = ABC' + BC + B'C'$

### ■ PLA has 7 ANDs (terms)

### ■ Functions need 9 total



## ROM vs. PLA

- ROM approach advantageous when
  - design time is short (no need to minimize output functions)
  - most input combinations are needed (e.g., code converters)
  - little sharing of product terms among output functions
- ROM problems
  - size doubles for each additional input
  - can't exploit don't cares
- PLA approach advantageous when
  - design tools are available for multi-output minimization
  - there are relatively few unique minterm combinations
  - many minterms are shared among the output functions
- PAL problems
  - constrained fan-ins on OR plane


## Regular logic structures for two-level logic

- ROM – full AND plane, general OR plane
  - cheap (high-volume component)
  - can implement any function of n inputs
  - medium speed
- PAL – programmable AND plane, fixed OR plane
  - intermediate cost
  - can implement functions limited by number of terms
  - high speed (only one programmable plane that is much smaller than ROM's decoder)
- PLA – programmable AND and OR planes
  - most expensive (most complex in design, need more sophisticated tools)
  - can implement any function up to a product term limit
  - slow (two programmable planes)

## Regular logic structures for multi-level logic

- Difficult to devise a regular structure for arbitrary connections between a large set of different types of gates
  - efficiency/speed concerns for such a structure
  - next we'll learn about field programmable gate arrays (FPGAs) that are just such programmable multi-level structures
    - programmable multiplexers for wiring
    - lookup tables for logic functions (programming fills in the table)
    - multi-purpose cells (utilization is the big issue)
    - much more about these in CSE467
- Alternative to FPGAs: use multiple levels of PALs/PLAs/ROMs
  - output intermediate result
  - make it an input to be used in further logic
  - no longer practical approach given prevalence of FPGAs

## FPGAs in CSE370



<http://www.altera.com/products/devices/cyclone2/overview/cy2-overview.html>

## Cyclone II architecture

- Logic array blocks (LABs)
  - 4-input lookup tables
  - MUXes for which you specify inputs (function)
- Routing rows and cols to interconnect LABs
  - also composed of MUXes
  - select settings determine wires between LABs and I/O
- Many more parts
  - more later
- You will use synthesis tool (compiler) to determine programming from Verilog

