

Lecture 15

- ◆ Logistics
 - HW5 due this Friday
 - HW6 out today, due Friday Feb 20
 - I will be away Friday, so no office hour
 - Bruce Hemingway will teach the class.
- ◆ Last lecture
 - Memory storage elements
 - ↳ Flip-flops and latches
 - State diagrams
- ◆ Today
 - Finish flip-flops and latches
 - Registers
 - Counters
 - Start of Finite State Machine design (FSM)

The "WHY" slide

- ◆ Registers and Counters
 - Registers and counters are very simple yet powerful examples of how you can use the basic memory elements to conduct productive behavior. They are used everywhere in a computer.

How do we make a D flip flop?


Falling edge-triggered flip-flop

If $Clk=1$ then $X=Y=0$ and SR-latch block holds previous values of Q, Q' also $Z=D'$ and $W=Z'=D$

When $Clk \rightarrow 0$ then Y (set for SR-latch block) becomes $Z=D$ and X (reset for SR-latch block) becomes $W=D'$ so Q becomes D


This is stable until D or the Clk switches

While $Clk=0$, if D switches then Z becomes 0 and X and W hold their previous values and $Y=X'=D$ as before.




Terminology & notation


Rising-edge triggered D flip-flop




Positive D latch




Falling-edge triggered D flip-flop



Negative D latch




Latches versus flip-flops




behavior is the same unless input changes while the clock is high

The master-slave D



Master-Slave D implements D flip-flop




CSE370, Lecture 15

7

T flip-flop

- ◆ Full name: Toggle flip-flop
- ◆ Output toggles when input is asserted
 - If $T=1$, then $Q \rightarrow Q'$ when $CLK \uparrow$
 - If $T=0$, then $Q \rightarrow Q$ when $CLK \uparrow$



Input(t)	Q(t)	Q($t + \Delta t$)
0	0	0
0	1	1
1	0	1
1	1	0

CSE370, Lecture 15

8

Clear and preset in flip-flops

- ◆ **Clear** and **Preset** set flip-flop to a known state
 - Used at startup, reset
- ◆ **Clear** or **Reset** to a logic 0
 - Synchronous: $Q=0$ when next clock edge arrives
 - Asynchronous: $Q=0$ when reset is asserted
 - ↳ Doesn't wait for clock
 - ↳ Quick but dangerous
- ◆ **Preset** or **Set** the state to logic 1
 - Synchronous: $Q=1$ when next clock edge arrives
 - Asynchronous: $Q=1$ when reset is asserted
 - ↳ Doesn't wait for clock
 - ↳ Quick but dangerous



CSE370, Lecture 15

9

Registers


- ◆ Group of storage elements read/written as a unit.
 - Store related values (e.g. a binary word)
- ◆ Collection of flip-flops with common control
 - Share clock, reset, set lines
- ◆ Example:
 - Storage registers
 - Shift registers
 - Counters

CSE370, Lecture 15

10

Storage registers

- ◆ Basic storage registers use flip flops
- ◆ Example: 4 bit storage register




CSE370, Lecture 15

11

Shift registers

- ◆ Hold successively sampled input values
 - Delays values in time
 - Example: 4-bit shift register
 - ↳ Stores 4 input values in sequence




CSE370, Lecture 15


12

Shift-register applications

- ◆ Parallel-to-serial conversion for signal transmission



- ◆ Pattern recognition (circuit recognizes 1001)




CSE370, Lecture 15


13

Counters

- ◆ Ring counter: Sequence is 1000, 0100, 0010, 0001
 - Assuming one of these patterns is the starting state



- ◆ Johnson counter: Sequence is 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000




CSE370, Lecture 15

14

A binary counter

- ◆ Has logic between flip-flops




CSE370, Lecture 15

15

"States" for finite state machines are kept in the storage elements

- ◆ Combinational logic and storage elements
 - Localized feedback loops
 - Choice of storage elements alters the logic




CSE370, Lecture 15

16

Finite-state machines (FSMs)

- ◆ States: Possible storage-element values
- ◆ Transitions: Changes in state
 - Clock synchronizes the state changes
- ◆ Sequential logic
 - Sequences through a series of states
 - Based on inputs and present state




CSE370, Lecture 15

17

Drawing state diagrams

- ◆ Show input values on transition arcs
- ◆ Show output values in state nodes



CSE370, Lecture 15

18

Counters revisited

- ◆ Great simple examples of state machines
 - Output is the counter's state
- ◆ Next state is well defined
 - Does not depend on input (no inputs)




FSM design procedure (using counters)

1. Draw a state diagram
2. Draw a state-transition table
3. Encode the next-state functions
 - Minimize the logic using k-maps
4. Implement the design

We will use a '3-bit up counter' as an example

1. Draw a state diagram



2. Draw a state-transition table

- ◆ Like a truth-table
 - State encoding is easy for counters → Use count value

	current state	next state	
0	000	001	1
1	001	010	2
2	010	011	3
3	011	100	4
4	100	101	5
5	101	110	6
6	110	111	7
7	111	000	0

3. Encode the next state functions

- ◆ Assume D flip-flops as state elements

C3	C2	C1	N3	N2	N1
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

N1	C3	
1	1	1
0	0	0

N2	C3	
0	1	1
1	0	0

N3	C3	
0	0	1
0	1	0

$N1 := C1'$
 $N2 := C1C2' + C1'C2 := C1 \text{ xor } C2$
 $N3 := C1C2C3' + C1'C3 + C2'C3 := C1C2C3' + (C1' + C2')C3 := (C1C2) \text{ xor } C3$

4. Implement the design

- ◆ 3 flip-flops hold state
 - Counter is synchronously clocked
- ◆ Minimized logic computes next state

