

## Lecture 8

- ◆ Logistics
  - Midterm 1 week from today in class. Closed book/closed notes
  - Sample midterm linked in on calendar
  - Review session Thursday Jan 29, 4:30. Location TBA
- ◆ Last lecture
  - Verilog
- ◆ Last last lecture
  - K-map examples
  - K-map high dimension example
  - Don't cares
- ◆ Today
  - Don't care (review)
  - POS minimization with K-map
  - Design examples with K-map
  - "Switching-network" logic blocks (multiplexers/demultiplexers)

## The "WHY" slide

- ◆ Don't cares
  - Sometimes the logic output doesn't matter. When we don't care if the output is 0 or 1, rather than assigning random outputs, it is best to denote it as "Don't care." If you learn how to use the "don't care's", you will be able to build even more efficient circuits than without them.
- ◆ Design examples with K-map
  - Doing K-map is fun, but when it is combined with an actual design problem you will see how k-map fits into the whole scheme of logic design.
- ◆ "Switching network" blocks (multiplexers)
  - Routing method for data paths helps to structure logic design

## Revisit Don't cares example: Truth table for a BCD increment-by-1

INPUTS				OUTPUTS			
A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X



- Function F computes the next number in a BCD sequence
- If the input is  $0010_2$ , the output is  $0011_2$
- BCD encodes decimal digits 0-9 as  $0000_2-1001_2$
- Don't care about binary numbers  $1010_2-1111_2$

## Notation

- ◆ Don't cares in canonical forms
  - Three distinct logical sets: {on}, {off}, {don't care}
- ◆ Canonical representations of a BCD increment-by-1
  - Minterm expansion
    - ◊  $W = m_7 + m_8 + d_{10} + d_{11} + d_{12} + d_{13} + d_{14} + d_{15}$
    - ◊  $= \Sigma m(7,8) + d(10,11,12,13,14,15)$
  - Maxterm expansion
    - ◊  $W = M_0 \cdot M_1 \cdot M_2 \cdot M_3 \cdot M_4 \cdot M_5 \cdot M_6 \cdot M_9 \cdot D_{10} \cdot D_{11} \cdot D_{12} \cdot D_{13} \cdot D_{14} \cdot D_{15}$
    - ◊  $= \Pi M(0,1,2,3,4,5,6,9) \cdot D(10,11,12,13,14,15)$
- ◆ In K-maps, can treat 'don't cares' as 0s or 1s
  - Depending on which is more advantageous

## Example: with don't cares

◆  $F(A,B,C,D) = \Sigma m(1,3,5,7,9) + d(6,12,13)$

- $F = A'D + B'C'D$  without using don't cares
- $F = A'D + C'D$  using don't cares

AB		A			
		00	01	11	10
CD	00	0	0	X	0
	01	1	1	X	1
C	11	1	1	0	0
	10	0	X	0	0
		B			

Assign X = "1"  
⇒ allows a 2-cube rather than a 1-cube

## POS minimization using k-maps


- ◆ Using k-maps for POS minimization
  - Encircle the zeros in the map
  - Interpret indices complementary to SOP form

AB		A			
		00	01	11	10
CD	00	1	0	0	1
	01	0	1	0	0
C	11	1	1	1	1
	10	1	1	1	1
		B			

$F = (B'+C+D)(B+C+D')(A'+B'+C)$


Same idea as the Truth Table

### Design example: a two-bit comparator



Need a 4 -variable Karnaugh map for each of the 3 output functions

### Design example: a two-bit comparator (con't)




$$LT = A'B'D + A'C + B'CD$$

$$EQ = A'B'C'D + A'BC'D + ABCD + AB'CD = (A \text{ xnor } C) \bullet (B \text{ xnor } D)$$

$$GT = BC'D + AC + ABD'$$


### Design example: a two-bit comparator (con't)

Two ways to implement EQ:




### Design example: a two-bit comparator (con't)

Circuit schematics




### Design example: BCD increment by 1



Need a 4 -variable Karnaugh map for each of the 4 output functions

### Design example: BCD increment by 1 (con't)



$$O_8 = I_4 I_2 I_1 + I_8 I_1'$$


$$O_4 = I_4 I_2' + I_4 I_1' + I_4 I_2 I_1$$

$$O_2 = I_8 I_2' I_1 + I_2 I_1'$$

$$O_1 = I_1'$$

We greatly simplify the logic by using the don't cares


## Design example: a two-bit multiplier



A2	A1	B2	B1	P8	P4	P2	P1
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	1	1
1	1	0	1	0	1	1	0
1	1	1	0	0	1	1	1
1	1	1	1	0	0	1	1


Need a 4-variable Karnaugh map for each of the 4 output functions

## Two-bit multiplier (cont'd)



## Switching-network logic blocks

- ◆ Multiplexer (MUX)
  - Routes one of many inputs to a single output
  - Also called a *selector*
- ◆ Demultiplexer (DEMUX)
  - Routes a single input to one of many outputs
  - Also called a *decoder*



We construct these devices from:


- logic gates
- networks of transistor switches

## Multiplexers

- ◆ Basic concept
  - $2^n$  data inputs;  $n$  control inputs ("selects"); 1 output
  - Connects one of  $2^n$  inputs to the output
  - "Selects" decide which input connects to output
  - Two alternative truth-tables: **Functional** and **Logical**

Example: A 2:1 Mux    Functional truth table    Logical truth table


$$Z = S'I_0 + S'I_1$$




S	Z	In <sub>0</sub>	In <sub>1</sub>	S	Z
0	In <sub>0</sub>	0	0	0	0
0	In <sub>0</sub>	0	1	0	0
0	In <sub>0</sub>	1	0	0	1
0	In <sub>0</sub>	1	1	0	0
1	In <sub>1</sub>	0	0	1	0
1	In <sub>1</sub>	0	1	1	1
1	In <sub>1</sub>	1	0	1	1
1	In <sub>1</sub>	1	1	1	1

## Multiplexers (con't)

- ◆ 2:1 mux:  $Z = S_0'I_0 + S_0I_1$
- ◆ 4:1 mux:  $Z = S_1'S_0'I_0 + S_1'S_0I_1 + S_1S_0'I_2 + S_1S_0I_3$
- ◆ 8:1 mux:  $Z = S_2'S_1'S_0'I_0 + S_2'S_1S_0I_1 + \dots$




## Logic-gate implementation of multiplexers



## Cascading multiplexers

- Can form large multiplexers from smaller ones
  - Many implementation options



CSE370, Lecture 8


19

## Multiplexers as general-purpose logic

- A  $2^n:1$  mux can implement any function of  $n$  variables
  - A lookup table
  - A  $2^{n-1}:1$  mux also can implement any function of  $n$  variables
- Example:  $F(A,B,C) = m_0 + m_2 + m_6 + m_7$ 

$$= A'B'C' + A'BC' + ABC' + ABC$$

$$= A'B'(C') + A'B(C') + AB(0) + AB(1)$$




CSE370, Lecture 8

20

## Multiplexers as general-purpose logic

- Implementing a  $2^{n-1}:1$  mux as a function of  $n$  variables
  - $(n-1)$  mux control variables  $S_0 - S_{n-2}$
  - One data variable  $S_{n-1}$
  - Four possible values for each data input: 0, 1,  $S_{n-1}$ ,  $S_{n-1}'$
  - Example:  $F(A,B,C,D)$  implemented using an 8:1 mux



CSE370, Lecture 8

21

## Demultiplexers (DEMUX)

- Next class

CSE370, Lecture 8

22