Lecture 1: CSE 370 Introduction

- Welcome!!!
- Instructor: Paul Beame
  http://www.cs.washington.edu/homes/beame/
- TA: Sara Rolfe, Josh Snyder, Aaron Miller

- Class Webpage
  http://www.cs.washington.edu/370

Where to find help

- Paul Beame
  Office: CSE 668
  Office hours: TBA
  Email: beame@cs.washington.edu
- TA: Sara Rolfe
  Office hours: TBA
  Email: 
- TA: Josh Snyder
  Office hours: TBA
  Email: @cs.washington.edu
- TA: Aaron Miller
  Office hours: TBA
  Email: @cs.washington.edu

Lectures and Labs

- Lecture: MWF 11:30 am - 12:20pm, EEB 037
  - Introductory course in digital logic and its specification and simulation. Boolean algebra, combinational circuits including arithmetic circuits and regular structures, sequential circuits including finite-state-machines, use of programmable logic devices. Simulation and high-level specification techniques are emphasized.
  - Please ask lots of questions in lecture.
- Labs:
  - section AA T 9:30-12:20, CSE 003
  - Section AB W 3:30-6:20, CSE 003
  - The hands-on laboratory meets 3 hours once a week. It provides students an opportunity to put what they learn in lecture to practice using digital logic prototyping kits and modern computer-aided design tools. Laboratory topics will be aligned to lecture and homework topics.

"Why" take CSE 370

- Required (okay, but let's talk about why it is required and will be useful for your future)
- Most basic building blocks of computer science (0's and 1's)
- It is important to understand how they are used as baseline for more complex operations (adding, storing, other logic like if/while)
- It is good to understand what can be implemented in hardware, and why it is sometimes good to implement certain things on hardware instead of software
- Understand how some of the technology you interact with on daily basis (memory stick, vending machine, etc) at the hardware logic level.
- Knowledge gained in this course is used directly in industry/research

Class Goals

- Understanding of digital logic at the gate and switch level including both combinational and sequential logic elements.
- Understanding of the clocking methodologies necessary to manage the flow of information and preservation of circuit state.
- An appreciation for the specification methods used in designing digital logic and the basics of the compilation process that transforms these specifications into logic networks.
- Facility with a complete set of tools for digital logic design with programmable logic devices as the implementation technology and the realization of medium-sized state machine controller and data paths using PLDs and discrete logic.
- To begin to appreciate the difference between hardware and software implementations of a function and the advantages and disadvantages of each.
- Understand "how" these concepts are used in real world and "why" it is useful for us to know.

Syllabus 1

- Combinational logic basics
  - Binary/hex/decimal numbers
  - Ones and twos complement arithmetic
  - Truth tables
  - Boolean algebra
  - Basic logic gates
  - Schematic diagrams
  - Timing diagrams
  - de Morgan's theorem
  - AND/OR to NAND/NOR logic conversion
  - K-maps (up to 4 variables), logic minimization, don't cares
  - SOP, POS
  - Minterm and maxterm expansions (canonical, minimized)
Syllabus 2

- Combinational logic applications
  - Combinational design
  - Truth table
  - Boolean equation
  - K-map
  - Schematics
  - Multiplexers/demultiplexers
  - PLAs/PALs
  - ROMs
  - Adders

Syllabus 3

- Sequential logic building blocks
  - Latches (R-S and D)
  - Flip-flops (D and T)
  - Latch and flip-flop timing (setup/hold time, prop delay)
  - Timing diagrams
  - Asynchronous inputs and metastability
  - Registers

Syllabus 4

- Counters
  - Timing diagrams
  - Shift registers
  - Ring counters
  - State diagrams and state-transition tables
  - Counter design procedure
    1. Draw a state diagram
    2. Draw a state-transition table
    3. Encode the next-state functions
    4. Implement the design
  - Self-starting counters

Syllabus 5

- Finite state machines
  - Timing diagrams (synchronous FSMs)
  - Moore versus Mealy versus synchronized Mealy
  - FSM design procedure
    1. State diagram
    2. State-transition table
    3. State minimization
    4. State encoding
    5. Next-state logic minimization
    6. Implement the design
  - State minimization
  - One-hot / output-oriented encoding
  - FSM design guidelines
    - Separate datapath and control
    - Pipelining, retiming partitioning basics

Class Structure

- Lectures: Attendance and participation at all of them is strongly encouraged and expected. Lecture materials are closest to what is covered in the exams (over homework or lab). If you come to the lectures, you will likely do better on the exams.
- Laboratory: There will be 9 weekly lab assignments (the last assignment spans 2 weeks). Although you’ll be able to use the lab all week, attendance at one of the scheduled times is very important as that is when the TA will be available. We will work hard to ensure that the laboratory assignments take no more than the three hour sessions to complete. You should attend the session for which you are registered. With permission of the TA, you can attend the other section in case of unusual circumstances.
- Assignments: There will be 8 weekly homework assignments. They will be based on topics covered in lectures. There will be also reading assignments from the Contemporary Logic Design (2nd edition) text each week which is critical to keep up with the class materials.
- Exams: There are two in-class midterms (1/10 and 2/23) and one final exam during finals week (3/18).

Tentative Class Schedule

<table>
<thead>
<tr>
<th>Date</th>
<th>Time</th>
<th>Topic</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>01/05</td>
<td>01:00</td>
<td>Introduction</td>
<td></td>
</tr>
<tr>
<td>01/07</td>
<td>01:00</td>
<td>HW1  Binary Number Systems</td>
<td></td>
</tr>
<tr>
<td>01/09</td>
<td>01:00</td>
<td>Boolean Algebra and theorems, gates</td>
<td></td>
</tr>
<tr>
<td>01/12</td>
<td>01:00</td>
<td>Logic Gates and Truth Tables</td>
<td></td>
</tr>
<tr>
<td>01/16</td>
<td>01:00</td>
<td>HW2  Canonical Forms</td>
<td></td>
</tr>
<tr>
<td>01/29</td>
<td>01:00</td>
<td>Multiplexers - Demultiplexers</td>
<td></td>
</tr>
<tr>
<td>02/02</td>
<td>01:00</td>
<td>Adders</td>
<td></td>
</tr>
<tr>
<td>02/04</td>
<td>01:00</td>
<td>Flip-flops</td>
<td></td>
</tr>
<tr>
<td>02/06</td>
<td>01:00</td>
<td>HW4  Flip-flops</td>
<td></td>
</tr>
<tr>
<td>02/09</td>
<td>01:00</td>
<td>Midterm 1</td>
<td></td>
</tr>
<tr>
<td>02/11</td>
<td>01:00</td>
<td>Ring counters</td>
<td></td>
</tr>
<tr>
<td>02/13</td>
<td>01:00</td>
<td>HW5  Introduction to Verilog</td>
<td></td>
</tr>
<tr>
<td>02/16</td>
<td>01:00</td>
<td>HW6  Karnaugh Maps</td>
<td></td>
</tr>
<tr>
<td>02/18</td>
<td>01:00</td>
<td>Midterm 2</td>
<td></td>
</tr>
<tr>
<td>02/20</td>
<td>01:00</td>
<td>HW7  Multiplexers</td>
<td></td>
</tr>
<tr>
<td>02/23</td>
<td>01:00</td>
<td>HW8  Logic minimization</td>
<td></td>
</tr>
<tr>
<td>02/25</td>
<td>01:00</td>
<td>Final Exam</td>
<td></td>
</tr>
<tr>
<td>03/02</td>
<td>01:00</td>
<td>HW9  Adders</td>
<td></td>
</tr>
<tr>
<td>03/04</td>
<td>01:00</td>
<td>HW10 Adders</td>
<td></td>
</tr>
<tr>
<td>03/06</td>
<td>01:00</td>
<td>HW11 Adders</td>
<td></td>
</tr>
<tr>
<td>03/09</td>
<td>01:00</td>
<td>HW12 Adders</td>
<td></td>
</tr>
<tr>
<td>03/11</td>
<td>01:00</td>
<td>HW13 Adders</td>
<td></td>
</tr>
<tr>
<td>03/12</td>
<td>01:00</td>
<td>HW14 Adders</td>
<td></td>
</tr>
<tr>
<td>03/16</td>
<td>01:00</td>
<td>HW15 Adders</td>
<td></td>
</tr>
<tr>
<td>03/18</td>
<td>01:00</td>
<td>Final Exam</td>
<td></td>
</tr>
</tbody>
</table>
Your course grade will be computed as follows:

- 30% homework assignments
  - Homework assignment is due at the beginning of the class (11:30am) in class. Late assignments will only be accepted with prior arrangement.
- 20% lab assignments
  - The lab grades are based on completion checked by the TAs. Don’t fall behind because each lab is worth more than 2% of your grades!
- 15% for each midterm (so 30% total)
- 20% final exam (cumulative but strong emphasis on materials after both midterms)
- We also provide extra credit assignments/labs.

Class Policy: Collaboration and Cheating

- **Cheating**
  - Cheating is a very serious offense. If you are caught cheating, you can expect a failing grade and initiation of a cheating case in the University system. Basically, cheating is an insult to the instructor, to the department and major program, and most importantly, to you and your fellow students. If you feel that you are having a problem with the material, or don’t have time to finish an assignment, or have any number of other reasons to cheat, then talk with the instructor. Just don’t cheat.
  - To avoid creating situations where copying can arise, never e-mail or post your solution files in public directories. You can post general questions about interpretation and tool use but limit your comments to these categories. If in doubt about what might constitute cheating, send the instructor e-mail describing the situation.

- **Collaboration**
  - Unless specifically stated otherwise, we encourage collaboration on assignments, provided
    - (1) you spend at least 15 minutes on each and every problem alone, before discussing its general concepts with others,
    - (2) you only discuss general concepts or related examples - not the specifics of a problem on the assignment, and
    - (3) you write up each and every problem in your own writing, using your own words, and understand the solution fully.
  - Copying someone else’s work is cheating (see below), as is copying the homework from another source (e.g., prior year’s notes, etc.). Please write down the name of classmates you collaborated with at the top of your assignment.

Class Guidelines

- **Assignments**
  - The homework assignments are generally due on Wednesdays at the beginning of class (except when there is an exam or a holiday). The homework assignment will be distributed approximately one week before the due date.
  - Your assignments must be neat and legible. We will not spend time trying to decipher messy work. We urge you to use the graphical and word processing tools that are readily available to you in all the labs in the department. Please make good use of the schematic diagram editor in the tools you’ll be using to make neat circuit diagrams to include in your assignments.
  - Assignment problems will sometimes be graded on a random basis. To get full credit for an assignment, you must, of course, turn in solutions for each assigned problem. Only a subset of the problems will actually be graded in detail. You will not know in advance which problems this will be - so make sure to do all of them.
  - Please review the assignment solutions carefully before questioning a grade with either the instructor or the teaching assistants.

- **Exams**
  - We have two midterms and one final exams. Note their dates and times. Any difficulties with attending the exam times must be dealt with by prior arrangement with the instructor.

- **Software**
  - Software tools frequently consume more time than they should. We have assigned the assignments to get you up to speed gradually (over the period of a few weeks), but undoubtedly there will be some start-up cost (as with any new tool). Essentially, you are learning a new language, a compiler, and getting familiar with a process. Every tool imposes a certain model. Your frustration can be high until you assimilate that model and learn to use it effectively. Be sure to use the tutorials, and do not spend countless hours making no progress. Ask for help. Remember that these tools are written by engineers for engineers and will not necessarily conform to expectations you may have of consumer-oriented tools such as Word.