


Lecture 21


- State minimization via implication charts

Row matching not optimal

- Two FSMs for odd parity checking



No rows match!




Present State	Next State		Output
	X=0	X=1	
S ₀	S ₀	S ₁	0
S ₁	S ₁	S ₂	1
S ₂	S ₂	S ₁	0

FSM minimization

- Row matching
 - Easier to do by hand
 - Misses minimization opportunities
- Implication chart
 - Guaranteed to find the most reduced FSM
 - More complicated algorithm (but still relatively easy to write a program to do it)

Implication chart method

- Row matching will not work




Implication chart method

- Basic Idea: Assume that all states are grouped together and only split state pairs that must be split


Implication chart method

1. Draw a table with a box for every pair of states
2. Cross out boxes for pairs of states with different outputs
3. Fill rest of table with transition pairs
 - o For each box and possible input, list pairs of destination states, one per source state
4. Repeat until no more boxes can be crossed out:
 - o If box (Si,Sj) contains some transition pair Sk-Sl corresponding to an already crossed-out box then cross out box (Si,Sj)
5. Combine all pairs of states that are left


Step 1: Draw table of state pairs




Step 2: Consider the outputs



Step 3: Add transition pairs




Step 3: Add transition pairs




Transitivity:
 if states are combined then successor states must be combined
 => if successor states cannot be combined then states cannot be combined


Step 4: Consider transitions




Final reduced FSM




Odd parity checker revisited



Present State	Next State		Output
	X=0	X=1	
S ₀	S ₀	S ₁	0
S ₁	S ₁	S ₂	1
S ₂	S ₂	S ₁	0



More complex minimization




Inputs here

present state	00	01	10	11	output
S ₀	S ₀	S ₁	S ₂	S ₃	1
S ₁	S ₀	S ₃	S ₁	S ₄	0
S ₂	S ₁	S ₃	S ₂	S ₄	1
S ₃	S ₁	S ₀	S ₄	S ₅	0
S ₄	S ₀	S ₁	S ₂	S ₅	1
S ₅	S ₁	S ₄	S ₀	S ₅	0


symbolic state transition table

Implication chart

present state	next state				output
	00	01	10	11	
S ₀	S ₀	S ₁	S ₂	S ₃	1
S ₁	S ₀	S ₃	S ₁	S ₄	0
S ₂	S ₁	S ₃	S ₂	S ₄	1
S ₃	S ₁	S ₀	S ₄	S ₅	0
S ₄	S ₀	S ₁	S ₂	S ₅	1
S ₅	S ₁	S ₄	S ₀	S ₅	0



Minimized FSM




present state	00	01	10	11	output
S ₀	S ₀	S ₁	S ₂	S ₃	1
S ₁	S ₀	S ₃	S ₁	S ₄	0
S ₂	S ₁	S ₃	S ₂	S ₄	1
S ₃	S ₁	S ₀	S ₄	S ₅	0
S ₄	S ₀	S ₁	S ₂	S ₅	1
S ₅	S ₁	S ₄	S ₀	S ₅	0

present state	00	01	10	11	output
S _{0'}	S ₀	S ₁	S ₂	S _{3'}	1
S ₁	S ₀	S _{3'}	S ₁	S _{3'}	0
S ₂	S ₁	S _{3'}	S ₂	S _{0'}	1
S _{3'}	S ₁	S _{0'}	S _{0'}	S _{3'}	0


minimized state table (S₀'=S₄) (S₃'=S₅)

Minimizing not always good

- Two FSMs for 0 → 1 edge detection




[Minimizing not always good]



In	Q ₁	Q ₀	Q ₁ ⁺	Q ₀ ⁺
0	0	0	0	0
0	0	1	0	0
0	1	1	0	0
1	0	0	0	1
1	0	1	1	1
1	1	1	1	1
-	1	0	-	-

Q₁⁺ = In Q₀
 Q₀⁺ = In
 Out = Q₁' Q₀

[Minimizing not always good]



In	Q ₁	Q ₀	Q ₁ ⁺	Q ₀ ⁺
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	1	0
1	0	0	0	1
1	0	1	1	1
1	1	0	0	1
1	1	1	1	1

Q₁⁺ = Q₀
 Q₀⁺ = In
 Out = Q₁' Q₀

[A little perspective]

- These kinds of optimizations are what CAD (Computer Aided Design) / EDA (Electronic Design Automation) is all about
- The interesting problems are almost always computationally intractable to solve optimally
- People **really** care about the automation of the design of billion-transistor chips