


# Lecture 11

- Timing diagrams
- Hazards


# Timing diagrams (waveforms)

- Shows time-response of circuits
- Like a sideways truth table
- Example:  $F = A + BC$




# Timing diagrams

- Real gates have real delays
- Example:  $A' \cdot A = 0$ ?




- Delays cause transient  $F=1$

# $F = A + BC$ in 2-level logic



# Timing diagram for $F = A + BC$

- Time waveforms for  $F_1 - F_4$  are identical except for glitches



# Hazards and glitches

- **glitch**: unwanted output
- A circuit with the potential for a glitch has a **hazard**.
- Glitches occur when different pathways have different delays
  - Causes circuit noise
  - Dangerous if logic makes a decision while output is unstable

## [ Hazards and glitches ]

- Solutions
  - Design hazard-free circuits
    - Difficult when logic is multilevel
  - Wait until signals are stable

7

## [ Types of hazards ]

- Static 1-hazard  $\bar{1} \begin{matrix} \bar{1} \\ 0 \end{matrix} \bar{1}$ 
  - Output should stay logic 1
  - Gate delays cause brief glitch to logic 0
- Static 0-hazard  $0 \begin{matrix} \bar{1} \\ 1 \end{matrix} 0$ 
  - Output should stay logic 0
  - Gate delays cause brief glitch to logic 1
- Dynamic hazards  $0 \begin{matrix} \bar{1} \\ 0 \end{matrix} \bar{1} \quad \bar{1} \begin{matrix} \bar{1} \\ 0 \end{matrix} \bar{1} \quad 0 \begin{matrix} \bar{1} \\ 1 \end{matrix} 0$ 
  - Output should toggle cleanly
  - Gate delays cause multiple transitions


8

## [ Static hazards ]

- Often occurs when a literal and its complement momentarily assume the same value
  - Through different paths with different delays
  - Causes an (ideally) static output to *glitch*


9

## [ Static hazards ]




10

## [ Timing diagram for $F = A + BC$ ]




11

## [ $F = A + BC$ in 2-level logic ]




12

## Timing diagram for $F = A + BC$



13

## $F = A + BC$ in 2-level logic



14


## Dynamic hazards

- Often occurs when a literal assumes multiple values
  - Through different paths with different delays
  - Causes an output to toggle multiple times



15


## Dynamic hazards



16

## Eliminating static hazards


- Key idea: Glitches happen when a changing input spans separate K-map encirclements
  - Example: 1101 to 0101 change can cause a static-1 glitch



17

## Eliminating static hazards

- ABCD: 1101  $\rightarrow$  0101



18


## [ Eliminating static hazards ]

- Solution: Add redundant K-map encirclements
  - Ensure that all single-bit changes are covered by same block
  - First eliminate static-1 hazards: Use SOP form
  - If need to eliminate static-0 hazards, use POS form
- Technique only works for 2-level logic

19

## [ Eliminating static hazards ]

$$F = AC' + A'D + C'D$$



	AB		A		
	00	01	11	10	
CD	00	0	0	1	1
	01	1	1	1	1
C	11	1	1	0	0
	10	0	0	0	0
		B			D

20

## [ Summary of hazards ]

- We can eliminate static hazards in 2-level logic for **single-bit changes**
  - Eliminating static hazards also eliminates dynamic hazards
- Hazards are a difficult problem
  - Multiple-bit changes in 2-level logic are hard
  - Static hazards in multilevel logic are harder
  - Dynamic hazards in multilevel logic are harder yet

21