
#### Lecture 27

- Logistics
  - HW8 due Friday
  - Ants problem due Friday
  - Lab kit must be returned to Tony by Friday
  - Review Sunday 12/7 3pm, Location TBD
- Last lecture
  - State encoding
    - **∠** One-hot encoding
    - **∠** Output encoding
- Today:
  - Optimizing FSMs
    - ∠ Pipelining
    - **∠** Retiming
    - **∠** Partitioning

CSE370, Lecture 27


Example: Digital combination lock

- An output-encoded FSM
  - Punch in 3 values in sequence and the door opens
  - If there is an error the lock must be reset
  - After the door opens the lock must be reset
  - Inputs: sequence of number values, reset
  - Outputs: door open/close



CSE370, Lecture 27

#### Design the datapath



- value, C1, C2, C3, mux control
- Choose simple control
  - 3-wire mux for datapath
    - **∠** Control is 001, 010, 100
  - Open/closed bit for lock state
    - **∠** Control is 0/1


CSE370, Lecture 27


.

### Output encode the FSM

- FSM outputs
  - Mux control is 100, 010, 001
  - Lock control is 0/1
- ◆ State are: S0, S1, S2, S3, or ERR
  - Can use 3, 4, or 5 bits to encode
  - Have 4 outputs, so choose 4 bits
    - **∠** Encode mux control and lock control in state bits
    - ∠ Lock control is first bit, mux control is last 3 bits
      - S0 = 0001 (lock closed, mux first code)
      - S1 = 0010 (lock closed, mux second code)
      - S2 = 0100 (lock closed, mux third code)
      - S3 = 1000 (lock open)
      - ERR = 0000 (error, lock closed)

CSE370, Lecture 27





#### FSM design

- FSM-design procedure
  - 1. State diagram
  - 2. state-transition table
  - 3. State minimization
  - 4. State encoding
  - 5. Next-state logic minimization
  - 6. Implement the design

CSE370, Lecture 27

7

#### Last topic: more FSM optimization techniques

- Want to optimize FSM for many reasons beyond state minimization and efficient encoding
- Additional techniques
  - Pipelining --- allows faster clock speed
  - Retiming --- can reduce registers or change delays
  - Partitioning --- can divide to multiple devices, simpler logic

CSE370, Lecture 27


### Pipelining related definitions

- Latency: Time to perform a computation
  - Data input to data output
- Throughput: Input or output data rate
  - Typically the clock rate
- Combinational delays drive performance
  - Define d ≡ delay through slowest combinational stage
     n ≡ number of stages from input to output
  - Latency ∞ n \* d (in sec)
  - Throughput ∞ 1/d (in Hz)


CSE370, Lecture 27

### **Pipelining**

- What?
  - Subdivide combinational logic
  - Add registers between logic
- Why?
  - Trade latency for throughput
  - Increased throughput
  - May increased latency
  - Increase circuit utilization
    - **∠** Simultaneous computations



CSE370, Lecture 27 10



#### Retiming

- Pipelining adds registers
  - To increase the clock speed
- Retiming moves registers around
  - Reschedules computations to optimize performance
  - Without altering functionality


CSE370, Lecture 27 12

## Retiming examples

Reduce register count



Change output delays



### FSM partitioning


- ◆ Break a large FSM into two or more smaller FSMs
- Rationale
  - Less states in each partition
    - **∠** Simpler minimization and state assignment

    - ★ Shorter critical path
  - But more logic overall
- Partitions are synchronous
  - Same clock!!!

CSE370, Lecture 27

# Example: Partition the machine

Partition into two halves




CSE370, Lecture 27

15

#### Introduce idle states

◆ SA and SB handoff control between machines



### Partitioning rules

Rule #1: Source-state transformation Replace by transition to idle state (SA)




Rule #2: Destination state transformation Replace with exit transition from idle state




CSE370, Lecture 27 17

### Partitioning rules (con't)

Rule #3: Multiple transitions with same source or destination Source ⇒ Replace by transitions to idle state (SA) Destination ⇒ Replace with exit transitions from idle state



Rule #4: Hold condition for idle state OR exit conditions and invert



CSE370, Lecture 27

### Mealy versus Moore partitions

- Mealy machines undesirable
  - Inputs can affect outputs immediately

    ✔ "output" can be a handoff to another machine!!!
- Moore machines desirable
  - Input-to-output path always broken by a flip-flop
  - But...may take several clocks for input to propagate to output

CSE370, Lecture 27

### Example: Six-state up/down counter

Break into 2 parts


 $U \equiv count \ up$   $D \equiv count \ down$   $S0 \qquad D \qquad D$   $S1 \qquad D \qquad D$   $S2 \qquad U$   $S3 \qquad U$ 

CSE370, Lecture 27 20

### Example: 6 state up/down counter (con't)

- Count sequence S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub>, S<sub>4</sub>, S<sub>5</sub>
   S<sub>2</sub> goes to S<sub>A</sub> and holds, leaves after S<sub>5</sub>
   S<sub>5</sub> goes to S<sub>B</sub> and holds, leaves after S<sub>2</sub>

  - Down sequence is similar



CSE370, Lecture 27 21

#### Minimize communication between partitions

- Ideal world: Two machines handoff control
  - Separate I/O, states, etc.
- Real world: Minimize handoffs and common I/O
  - Minimize number of state bits that cross boundary
  - Merge common outputs

CSE370, Lecture 27

